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ABSTRACT
Phase-locked loops (PLLs) are widely used in communication systems. With the
continuously expanding of market for high speed, portable communication devices, low noise
CMOS submicron integrated circuit designs of PLL for different applications are in large
demand. In this dissertation, phase noise and jitter properties of PLL and its building blocks are
investigated both at the physical and system levels.
At the physical level, hot carrier effect in submicron MOSFETs has been considered. As
one of the most dominant noise sources of PLL, the voltage-controlled oscillator (VCO) is
considered when investigating the noise degradation induced by the hot carrier effect.
Experimental results of jitter degradation due to hot carrier effects are presented for different ring
oscillator types VCOs designed in 0.5 μm n-well CMOS technology. An increase in RMS jitter
by 25% and 10% decrease in oscillation frequency of VCO can be observed after 4 hours hot
carrier stress. The hot carrier induced noise degradation on PLL is also presented based on the
performance degradation in VCO. Simulation results show 40% decrease in VCO gain after 4
hours stress and a 23% decrease in damping factor and loop bandwidth. Moreover, degradation
on PLL noise performance includes a left shift peak in phase noise and a 17% increase in RMS
jitter.
At the system level, noise sources in a PLL system are investigated including the input
reference noise, VCO noise and the frequency divider noise. Phase noise prediction method for
PLL is developed. Experimental phase noise measurement results on 0.5 μm CMOS PLL
systems based on different types of VCOs are in close agreement with the predicted phase noise.
Therefore, the phase noise prediction method is verified. On the other hand, a 3 GHz adaptive
bandwidth PLL based on LC-VCO is designed in 0.25 μm n-well CMOS technology to

ix

investigate the phase noise and jitter performance by varying the loop parameters. By
considering the noise simulation results based on the adaptive bandwidth feature and the quality
factor of the on-chip inductor, PLL loop parameters can be carefully chosen at the design phase
to achieve an optimal noise performance.
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CHAPTER 1
INTRODUCTION
Phase-locked loops (PLLs) are a well established and very widely used circuit technique
in modern electronic systems, which are used primarily in communication systems. In essence,
PLLs are circuits in which the phase of a local oscillator is maintained close (or locked) to the
phase of an external signal. This technique was first developed in the 1930’s as a means of
implementing a zero intermediate frequency (IF) synchronous receiver. Examples of the many
successful applications of PLLs include line synchronization and color sub-carrier recovery in
TV receivers, local oscillators and FM or PM demodulators in radio receivers and frequency
synthesizers in transceivers (such as mobile phones) and signal generators. The basic operation
of a PLL is deceptively simple, however the detailed design of a PLL circuit for a particular
application often requires a great deal of understanding of the underlying principles of operation,
circuit properties and associated limitations.
Nowadays, with the continuously expanding of market for high speed, portable
communication devices, low power and low noise integrated circuit designs of PLL for different
applications are in large demand. Among several available technologies, such as bipolar junction
transistor (BJT), gallium arsenide (GaAs), complementary metal-oxide-semiconductor (CMOS)
and bipolar CMOS (BiCMOS) [1-3], the CMOS technology has played a key role in low power,
low noise PLL design. CMOS based PLL designs for different applications are reported in [410]. PLL applications in transceiver and receiver in communication systems are presented in [4,
5]; PLL as clock synthesizers in microprocessor applications are shown in [6, 7]; PLL systemon-chip (SoC) applications are discussed in [8, 9]; and PLL in data recovery circuits is reported
in [10].
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Furthermore, clock signals are required in most of the electrical systems. As clock speed
in communications systems pushes into the GHz range, phase noise and jitter, which are key
issues in analog designs, are becoming increasingly critical to the performance of digital chips
and boards. Timing errors in the clock or oscillator waveforms of high-speed systems can limit
the maximum speed of a digital I/O interface, increase the bit error rate of a communications
link, or even cap the dynamic range of an A/D converter. Given this trend, designers of highspeed digital equipment are beginning to pay greater attention to timing issues. A typical PLL
consists of five fundamental components as shown in Fig. 1.1 [11]. These are a phase/frequency
detector (PFD), a charge pump (CP), a loop filter (LF), a voltage-controlled oscillator (VCO) and
a frequency divider. Noise issues have been addressed for each of these components. For
example, noise analysis on PFD is shown in [12], jitter and noise studies of ring oscillator are
shown in [13-15], and divider noise analysis is shown in [16]. The noise analyses on the whole
PLL system from different aspects are reported in [17-23].
The work in this dissertation is mainly focused on the phase noise and jitter analysis in
the VCO and in the PLL. With the continuously increased demand for very large scale integrated
(VLSI) circuits, feature size of the CMOS transistors continue to decrease. In submicron CMOS,
the performance of integrated circuits is influenced due to hot carrier effect. Hot carrier induced
device degradation model has been applied in studying the performance of submicron CMOS
circuits [24-30]. However, there is no reported work focusing on hot carrier effects on the phase
noise and jitter degradation on VCO and PLL. In the presented work, we have studied phase
noise and jitter degradation in VCO and in PLL due to hot carrier effect and reported in [31-33].
In another study, we have extended our work in the performance analysis of OFDM systems
which are reported in [34-38].
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Figure 1.1: A block diagram of PLL.
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Moreover, for further understanding of the phase noise and jitter in PLL, an experimental
phase noise study which verifies the PLL phase noise prediction method is described in this
dissertation. Also phase noise and jitter studies on an adaptive bandwidth PLL are carried out to
investigate the noise performance of PLL based on different loop components. Due to some
limitation, experimental circuits are fabricated in 0.5 μm CMOS process in this work. However,
the results can be extended to deep submicron CMOS technology.
In the following sections, definitions of phase noise and jitter will be given, basic PLL
component circuit design will be reviewed, and the physical origin and device degradation model
of hot carrier effect will be introduced.
1.1

Jitter and Phase Noise
Clock quality is usually described by jitter or phase noise measurements. Phase noise and

jitter are different ways of quantifying the same phenomenon [39, 40]. Jitter is a measurement of
the variations in the time domain, and essentially describes how far the signal period has
wandered from its ideal value. In another word, jitter is the deviation of a clock’s output
transitions from their ideal positions. In an ideal clock’s output, clock frequency is constant, thus,
the spacing between transitions is also constant. However, in practice, the transition spacing may
vary from time to time. This uncertainty is known as clock jitter and increases with the
measurement interval, ΔT , which is the time difference between the reference and the observed
transitions, as shown in Fig. 1.2. And the uncertainty in an earlier transition affects all the
following transitions, which is called jitter accumulation. Therefore, the total timing uncertainty
after measurement interval, ΔT , is the sum of the uncertainties associated with each transition.
There are two common jitter specifications: peak-to-peak jitter and RMS (root mean-squared)
jitter. Peak-to-peak jitter characterizes the maximum difference between the measured transitions
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Figure 1.2: Clock jitter increases with the measurement interval, ΔT .
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to its ideal position. In most circuits, this value increases with the number of samples taken,
theoretically up to a value of infinity. Under these circumstances, it is a not very useful measure.
RMS jitter is the value of one standard deviation of the normal distribution. Since this value
changes very little as the number of samples increases, it is a more meaningful measurement.
Phase noise is the measure of variations in the frequency domain. Figure 1.3 shows a plot
of an oscillator signal exhibiting phase noise. If phase noise wasn’t present, the entire power of
the oscillator would be focused at the center frequency ω 0 . However, phase noise spreads some
of the oscillator’s power to adjacent frequencies, which results in sidebands. In Fig 1.3, the
sidebands are shown falling off at ω 0 + Δω . Δω is the offset from the center frequency. A
signal’s short-term instabilities are usually characterized in terms of the single sideband noise
spectral density. It has units decibels below the carrier per hertz (dBc/Hz) and is defined as [14]
⎡P
(ω + Δω ,1Hz ) ⎤
Ltotal {Δω} = 10 log ⎢ sideband 0
⎥
Pcarrier
⎣
⎦

(1.1)

where Psideband (ω 0 + Δω ,1Hz ) represents the single sideband power at a frequency offset of Δω
from the carrier with a measurement bandwidth of 1 Hz. This definition includes the effect of
both amplitude and phase fluctuations. However, amplitude noise can be practically eliminated
by the application of a limiter to the output signal. The phase fluctuation is more important for
RF applications. Therefore, in most applications, Ltotal {Δω } is dominated by its phase portion,
known as the phase noise, and simply denoted as L{Δω }. In Fig. 1.3, phase noise is represented
by the ratio of the area of the rectangle with 1-Hz bandwidth at offset Δω to the total area under
the power spectrum curve, approximately the difference in the height of the spectrum at the
center ω 0 and at ω 0 + Δω . The spectrum is the power spectrum of an oscillator with a noisy
phase angle.
6

Figure 1.3: Oscillator power spectrum with phase noise at an offset frequency Δω from the
center frequency ω0.
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The spectrum of these phase-angle fluctuations themselves can also be shown, as in Fig.
1.4. To be clear, the spectrum in Fig. 1.3 is the power spectrum of the oscillator, while the
spectrum in Fig. 1.4 is the noisy phase angle term, called the spectral density function of phase
noise. For offsets sufficiently far from the carrier, the phase noise in dBc/Hz measured from the
power spectrum in Fig. 1.3 is equal to the value of the power spectral density of phase noise in
Fig. 1.4. The spectrum in Fig. 1.4 is shown on a log-log scale. In practice, there are regions in the
sidebands where the phase can fall at 1/f3, 1/f2 and 1/f0, depending on the noise process involved.
The 1/f2 region is due to the white, or uncorrelated, fluctuations in the period of the oscillator.
The behavior in this region is dominated by the thermal noise in the devices. For lower offset
frequencies, the flicker noise of devices generally comes into the picture and the spectrum in this
region falls at 1/f3. As offset frequency approaches zero, the sidebands grow towards infinity.
This is consistent with the phase noise behavior expected in open loop VCOs. In this
dissertation, the thermal noise which is of the main concern in a PLL or VCO circuit has been
focused for study. Therefore, only the 1/f2 region is considered throughout the work.
Phase noise and jitter are very important properties of a PLL. Because PLL is a frequency
synchronizer, phase noise or timing jitter on the output of a PLL will dramatically affect the
performance of the whole communication system. The presented research will focus on noise
issues in PLL circuits.
1.2

Phase-Locked Loop Components and Properties
Five fundamental components of PLL are shown in Fig. 1.1. These are phase/frequency

detector (PFD), charge pump (CP), loop filter (LF), voltage-controlled oscillator (VCO) and 1/N
frequency divider. The PLL operates as follows: The phase difference between the reference
clock and the output clock (frequency divided by N) is detected by PFD. The output of the PFD,
which carries the information of phase difference between two inputs, is transferred as a control
8

Figure 1.4: Phase noise power spectrum density.
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voltage of the VCO by a charge pump and a loop filter. Charge pump is used to charge or
discharge the loop filter capacitance, in order to achieve a control voltage which follows the PFD
output. The VCO eliminates the phase difference by adjusting the frequency of the output clock
with the variation of the control voltage. The 1/N divider makes it possible to generate an output
clock with a frequency that is exactly N times of the reference clock. N is not necessary to be an
integer. When the PLL is settled down or the PLL is locked, the VCO output clock should have
the same phase as the reference clock. That is the reason why the circuit is named by phaselocked loop. Each one of the components will be discussed in detail in the following sections.
1.2.1

Phase/Frequency Detector (PFD)
Figure 1.5 shows a simple D-Flip-flop (DFF) based PFD [11]. The output of the PFD

depends on both the phase and frequency of inputs (Ref and VCO outputs). This type of phase
detector is also termed a sequential phase detector. It compares the leading edges of the reference
clock and the divided by N output clock of VCO. There are two output signals from PFD, one is
UP and the other one is DN. Figure 1.6 (a) and (b) may help in understanding the principle of the
PFD. Two cases are shown for same input frequency and different input frequencies. Consider
the case with the same input frequencies depicted in Fig. 1.6 (a). When the reference clock rising
edge (phase) is leading the VCO clock (assuming N=1 for simplicity), UP will be a sequence of
positive pulses, the pulse width is exactly same as the difference of the rising edges of two
inputs, while DN will be at low level except some narrow spurs. On the other hand, when the
VCO clock is leading, DN will be a sequence of positive pulses with pulse width same as the
phase difference, while UP will be at low except some narrow spurs. When both the reference
clock and the VCO clock have the same phase, UP and DN will both be at low level except the
narrow spurs. In the case in Fig. 1.6 (b), the reference clock rising edge is always leading the
VCO clock, therefore, DN is always low.
10

Figure 1.5: A phase/frequency detector (PFD).

(a)

(b)
Figure 1.6: PFD outputs with (a) same frequency inputs, (b) different frequency inputs.
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1.2.2

Charge Pump
A charge pump is needed to combine the UP and DN outputs of the PFD into a single

output for driving the loop filter. An equivalent diagram of charge pump is shown in Fig. 1.7.
CMOS current sources are placed in series with switches S1 and S2. When the PFD output UP
signal goes high, S1 turns on, connecting the charge pump current ICH to the loop filter. This will
inject charge into a loop filter capacitor, C1, which in turn results in an increase in the output
voltage of loop filter, control voltage, to adjust the VCO output frequency. As long as the
dynamics of the loop are much slower than the signal, the charge pump can be treated as a
continuous time integrator. Usually a zero is introduced by adding a resistor in series with the
capacitor to improve the stability of the loop. The details will be discussed in the loop filter
section.
1.2.3 Voltage-Controlled Oscillator (VCO)
The input of a VCO is typically a control voltage, VCTRL . Sometimes, current controlled
oscillators (CCOs) are used. The output of a VCO is a clock signal, the frequency of which can
be adjusted by varying VCTRL . A current starved VCO is shown in Fig. 1.8 [11]. Its operation is
similar to the ring oscillator. MOSFETs M2 and M3 operate as an inverter while MOSFETs M1
and M4 operate as current sources, which limit the current available to the inverter, or in other
words the inverter is starved for current. MOSFETs M5 and M6 are mirrored in each inverter
current source stage. The oscillation is achieved by charging and discharging the equivalent
output capacitance in each stage of the VCO. The simplified schematic of one stage of the VCO
is shown in Fig. 1.9.
The oscillation frequency of the current starved VCO for n (an odd number ≥ 3) of stages
is given by [11]
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Figure 1.7: An equivalent diagram of a charge pump.

Figure 1.8: A current starved VCO.

Figure 1.9: A single stage of a current starved VCO with equivalent capacitance.
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fO =

ID
1
≈
n(t r + t f ) n ⋅ C L ⋅ VDD

(1.2)

where t r and t f are the rise time and the fall time, respectively, and n is the number of stages.
VDD is the power supply voltage. I D is the biasing current of M2 and M3. The biasing current

can be adjusted by varying the control voltage, which in turn adjusts the oscillation frequency.
There are also other types of VCO configurations, such as source coupled differential
VCO and LC tank VCO [11].
1.2.4 Loop Filter and Loop Dynamics
The loop filter is very important in a PLL. A passive loop filter is shown in Fig. 1.10. A
resistor R is in series with a capacitor C1 and another capacitor C2 is in parallel with R and C1. C1
and the charge pump serve as an integrator which can adjust control voltage. R is to improve the
stability of the loop. C2 is used to keep voltage drop on R from causing voltage jumps on the
control voltage of the VCO and thus frequency jumps in the VCO output. In general, the value of
C2 is set much lower than one-tenth of the value of C1, so that it can be neglected in considering
the loop dynamics. The configuration of loop filter is not unique. There are active loop filters in
PLL. However, the passive loop filter presented is widely used in PLL design and in PLL noise
analysis. The values of components of the loop filter dramatically affect the loop dynamics.
To investigate the loop dynamics of PLL, a phase domain block diagram is more useful,
which is shown in Fig. 1.11. Φ in ( s ) and Φ out ( s ) are the reference input phase and VCO output
phase, respectively, Φ e ( s ) is the phase error between Φ in ( s ) and Φ out ( s ) . PFD is characterized
as a multiplier and a gain stage with gain KP. Loop filter has a transfer function of F(s). VCO
gain is defined as KV (rad/s/V), since frequency is the derivation of phase with respect to time,

dΦ out (t ) / dt = K V Vctrl (t ) , or, Φ out ( s ) = Vctrl ( s ) K V / s in frequency domain.
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Figure 1.10: A passive loop filter following the charge pump.

Figure 1.11: A phase domain block diagram of PLL.
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The closed-loop response can be carried out by looking into the output phase and input
phase relation, which is given by [41]
Φ ( s) ⎫
K
⎧
Φ out ( s ) = ⎨Φ in ( s ) − out ⎬ ⋅ K P ⋅ F ( s ) ⋅ V
N ⎭
s
⎩

(1.3)

or
Φ out ( s )
N ⋅ K P ⋅ F ( s) ⋅ K V
= H ( s) =
Φ in ( s )
N ⋅ s + K P ⋅ F (s) ⋅ KV

(1.4)

where H (s ) is defined as the close loop transfer function of PLL. For the loop filter shown in
Fig. 1.10, neglecting C2, the loop filter transfer function is given by

F (s) =

1 + sτ
sC1

(1.5)

where τ = R ⋅ C1 , a time constant. 1 / τ is the frequency of the zero.
As long as the charge pump switches are much faster than the loop dynamics, the
combined PFD/loop filter transfer function is given by
K P ⋅ F ( s) =

I CH sτ + 1
⋅
2πC1
s

(1.6)

where I CH is the charge pump output current and K P = I CH / 2π . Equations (1.4) and (1.6) lead
to the following closed-loop transfer function for the PLL:
H (s) =

N ⋅ (1 + sτ )
⎛K I ⎞
1 + sτ + s 2 / ⎜⎜ V CH ⎟⎟
⎝ 2πNC1 ⎠

(1.7)

If KV is defined in Hz/V, we can get
H (s) =

N ⋅ (1 + sτ )
⎛K I
1 + sτ + s 2 / ⎜⎜ V CH
⎝ NC1

(1.8)

⎞
⎟⎟
⎠
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H (s) = N ⋅

1 + 2 ⋅ ζ ⋅ (s / ω n )
1 + 2 ⋅ ζ ⋅ (s / ω n ) + (s / ω n ) 2

(1.9)

where ζ , defined as the damping factor, is given by [41]

ζ =

1
2

1
⋅ I CH ⋅ K V ⋅ R 2 ⋅ C1
N

(1.10)

and ω N , defined as the loop bandwidth (rad/s), is given by

ωn =

2 ⋅ζ
=
R ⋅ C1

K V I CH
.
NC1

(1.11)

The loop bandwidth and damping factor characterize the closed-loop response. In
general, ω n determines the cut-off frequency of the response and ζ determines the shape of the
characteristic. PLL is critically damped with a damping factor of one and over damped with
damping factors greater than one. Note that the closed-loop transfer function has two poles
neglecting the capacitance of C2. The PLL is therefore called a second order PLL. The frequency
response, and step response are shown in Fig. 1.12 and 1.13, respectively, with different damping
factors.
1.3

Hot Carrier Induced Device Degradation

As device feature size decreases to sub-micron level, short-channel MOSFETs may
experience high lateral electric fields if the drain-source voltage is large. While the average
velocity of carriers saturates at high fields, the instantaneous velocity and hence the kinetic
energy of the carriers continue to increase, especially as they accelerate towards the drain end.
These high energy carriers, known as hot carriers, can cause degradation of device performance
by creating interface traps and oxide trapped charges [25]. The hot carrier effect has significantly
influenced the small geometry devices and, therefore, it should be taken into consideration for
high frequency applications. Hot carrier effects are presented in the following sections.
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Figure 1.12: Frequency response of PLL with different damping factors.
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Figure 1.13: Step response of PLL with different damping factors.
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1.3.1 A Physical Model for Hot Electron Induced Interface Traps

MOSFET degradation is dominated by the generation of acceptor-type interface traps,
which are localized in a narrow band near the drain and reduce local mobile carrier density and
mobility. The interface traps responsible for device degradation are generated by hot electrons
having energies larger than about 3.7 eV [25]. A possible microscopic mechanism is that a hot
electron breaks a silicon-hydrogen bond, shown in Fig 1.14. If the resultant trivalent silicon atom
recombines with hydrogen, no interface trap is generated. On the other hand, if the hydrogen
atom diffuses away from the interface, a new interface trap is generated. The diffusion process
leads to the t n dependence, where t is the stress time, and the parameter n ranges between 0.50.75 [25]. A hot electron breaks the ≡ Si s H bond to produce S i* , trivalent silicon atom, which
forms interface traps, and H i , interstitial hydrogen atom. This process can be described by the
following equation
-

hot e
≡ Sis H ←⎯
⎯→ S i* + H i

(1.12)

The interface trap density is characterized by parameter N it , which is responsible for the device
degradation.
The ≡ Si s H bonds are formed at the interface during post-metallization anneal. The strength of
this bond is about 0.3 eV. This bond energy plus the 3.2 eV S i − S i O2 barrier energy is close to
3.7 eV. The difference may be due to data inaccuracies, three-dimensional momentum
considerations, or the retarding field in silicon. Moreover, electron energy is not limited to qVD .
It has been argued that electrons in channel are in quasi-thermal equilibrium probably due to
electron-electron scattering. More accurately, the hot-electron energy distribution is basically
field dependent rather than voltage dependent. Although the break point energy is 3.7 eV, even
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Figure 1.14: A physical model for interface-traps generation.

20

with a stress voltage less than 3.7 or 2 V, device degradation will still occur as long as maximum
electric field in channel E m remains large. An energy band diagram is more useful to explain the
phenomenon, which is shown in Fig 1.15.
1.3.2

Hot Carrier Induced Device Degradation Model

Device parameters are changed during stress because of the hot-carrier induced interface
traps. The parameter degradation shows up in some basic parameters including increase in
threshold voltage ΔVth [24], reduction in the transconductance in the linear or saturation region

ΔGm [24], and the reduction in electron mobility μ 0 [26].
An empirical model for the device degradation due to hot-carrier injection under the
stress condition is presented in [24]. The device degradation ( Vth or Gm shift) is shown as a
function of stress time with the drain voltage, V D as a parameter. The device degradation follows
a power law behavior expressed as follows:

ΔVth (orΔGm / Gm 0 ) = At n

(1.13)

The parameter n in Eq. (1.13) is strongly dependent on the gate voltage, VG but has insignificant
dependence on the drain voltage, VD . In the case of drain avalanche hot-carrier injection, which
causes the maximum degradation, n is chosen to be 0.5-0.75 according to [24, 25]. The
parameter, A is the magnitude of degradation which is strongly dependent on V D and has also
insignificant dependence on VG and is described by
A ∝ exp(−α / V D )

(1.14)

This equation is valid over wide ranges of Leff and t OX .
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Figure 1.15: Energy band diagram of an nMOSFET under stress condition.
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The mobility degradation is reported in [26, 29], which follows a saturated power-law
shown in [29]. Some experimental results are shown in [26], which have been verified by the
degradation of the extracted parameters of the BSIM3v3 model. The threshold voltage increases
by 40% and the mobility decreases by 45% after 4 hours of stress.
1.4

Goals and Objectives

In the following chapters, simulation results on phase noise and jitter performance in
VCO and PLL circuits are presented. Circuit designs of different VCO and PLL structures are
described. Phase noise and jitter measurement setup and experimental results are given. Design
strategies for low noise, high speed submicron CMOS PLL circuits may be developed based on
the noise studies in this dissertation.
Chapter 2 discusses the VCO phase noise and jitter performance degradation considering
the hot carrier effect. Degradation model and simulation results on phase noise and jitter
degradation on different type of VCOs are shown. Single-ended current starved VCOs with hot
carrier stress operation mode are designed and fabricated in 0.5 μm N-well CMOS process. Jitter
measurement setup and experimental results on single-ended current starved VCOs before and
after hot carrier stress are presented.
Chapter 3 extends the noise studies of VCO discussed in Chapter 2 to a PLL circuit. PLL
phase noise and jitter prediction methods are proposed. VCO gain degradation due to hot carrier
effect is studied and applied to the PLL circuit. Simulation studies of hot carrier induced
degradation on PLL transient response, phase noise and jitter performance are demonstrated.
Chapter 4 investigates the PLL phase noise graphical prediction method. Two PLL
circuits with different VCOs are designed and fabricated in 0.5 μm N-well CMOS process. Phase
noise measurement results of open loop VCOs and PLLs are presented. The experimental results
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closely match the predicted PLL phase noise curve, which verifies the graphical prediction
method.
Chapter 5 proposes a 3 GHz adaptive bandwidth LC tank VCO based PLL circuit with
tunable loop components and investigates its noise properties. Phase noise performance changes
due to the variation of PLL loop components are studied. PLL phase noise optimization based on
tunable loop components is discussed. Moreover, the impact of Q-factor for spiral inductor on
PLL phase noise performance is presented.
Chapter 6 provides a summary of the work presented and scope for future work.
Appendix A presents the MOSIS level 8 model parameters for both 0.5 and 0.25 μm
CMOS technology circuit simulations using SPICE.
Appendix B demonstrates the derivations of jitter and phase noise model in ring
oscillators and the phase noise prediction for PLL.
Appendix C gives the list of publications.
Appendix D is the permission to use copyrighted materials.
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CHAPTER 2 *
PHASE NOISE AND JITTER STUDY IN CMOS VOLTAGECONTROLLED OSCILLATOR (VCO) CONSIDERING HOT CARRIER
EFFECTS
A voltage-controlled oscillator (VCO) is the essential building block in a phase-locked
loop (PLL) which is used in almost every synchronous digital system. As one of the most
significant parts in PLL, VCO also plays a dominant role in PLL noise issues. To study the phase
noise and jitter of a PLL, understanding of the noise properties of VCO is very crucial. In this
Chapter, phase noise and jitter models for VCO are presented based on the noise model of
MOSFETs used in the ring oscillator. Moreover, for submicron CMOS VCO, hot-carrier effect
or hot-electron induced device degradation is considered in this work to study the VCO noise
degradations. Simulation results are based on the 0.5 μm CMOS model parameters listed in
Appendix A. Measurement results of jitter degradation are also presented.
2.1

Phase Noise and Jitter in Ring Oscillators

The phase noise and jitter of an oscillator are modeled by the time-variant model through
an impulse response method [15, Appendix B]. In an inverter-chain type CMOS ring oscillator,
the phase noise and jitter are caused by a current impulse at one of its electrical nodes. There are
two extreme cases for the impulse injection. In one of the case, the current impulse is injected
during a transition as shown in Fig. 2.1(a) which results in a large phase shift. In the other case,
the current impulse is injected when the node is saturated either with the supply voltage or the
ground as shown in Fig. 2.1(b) and the impulse will have a minimal effect on the phase shift.

*

Part of this work is reported in following publications:
1. C. Zhang and A. Srivastava, “Hot carrier effects on jitter performance in CMOS voltage-controlled oscillators,”
Fluctuations and Noise Letters, Vol. 6, No. 3, pp. L329-L334, 2006.
2. C. Zhang and A. Srivastava, “Hot carrier effects on jitter and phase noise in CMOS voltage-controlled
oscillators,” Proceedings of SPIE – Noise in Devices and Circuits III, Vol. 5844, pp. 52-62, May 2005.
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(a)

(b)
Figure 2.1: Effect of impulses injected during (a) transition and (b) peak.
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A model has been developed for the jitter and phase noise in CMOS ring oscillator
circuits assuming thermal noise as the dominant noise source [15]. For MOS transistors,
assuming thermal noise is dominant, the drain current noise spectral density is given by [15]
i n2
W
= 4kTγμC OX
ΔV
Δf
L

(2.1)

where k is the Boltzmann constant, T is the temperature in Kelvin, μ is the electron mobility,
C OX is the gate-oxide capacitance per unit area, W and L are the effective channel width and
length of the device, respectively, and ΔV is the gate voltage overdrive, ΔV = V gs − Vth . The
coefficient γ , which characterizes the noise ratio between the saturation and linear regions, is
2/3 for long-channel devices in the saturation region and two to three times greater for shortchannel devices. In this work, γ is taken to be 4/3 for all MOSFETs [15].
2.1.1 Phase Noise and Jitter Analysis for Single-Ended Ring Oscillator

Figure 2.2 shows the circuit diagram of a single-ended CMOS ring oscillator where both
NMOS and PMOS transistors have the same channel length. The maximum phase shift and the
resulting maximum noise result when input and output nodes of an inverter in the ring oscillator
are at V DD / 2 . The maximum noise resulting from NMOS and PMOS transistors is given by
Weff
i n2
= 4kTγμ eff C OX
ΔV
Δf
L

(2.2)

where
Weff = Wn + W p

μ eff =

(2.3)

μ nW n + μ p W p

(2.4)

Wn + W p

and
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Figure 2.2: Circuit diagram of a single-ended ring oscillator.
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ΔV = V DD / 2 − Vth

(2.5)

In an N-stage single-ended ring oscillator, the total power dissipation is approximately given by
P = 2ηNV DD q max f 0

(2.6)

where q max is the maximum total charge stored on each node of the ring oscillator, η is a
proportionality constant which is used to describe the relationship between the normalized stage
delay and the maximum slope of the normalized waveform. Assuming μ nWn = μ pW p to make
the waveforms symmetric, the frequency of oscillation can be approximated by

μ eff Weff C OX ΔV 2
f0 =
≈
ηN (t r + t f )
8ηNLq max
1

(2.7)

where t r and t f are the rise and fall time, respectively, associated with the maximum slope
during a transition.
The phase noise and jitter in a single-ended ring oscillator shown in Fig. 2.2 are given by
[15]
8 kT VDD f o2
⋅
⋅
⋅
L{Δf } ≈
3η P Vchar Δf 2

(2.8)

σ ΔT = κ ΔT

(2.9)

κ≈

8
kT V DD
⋅
⋅
3η
P Vchar

(2.10)

where L{Δf } describes the phase noise and σ ΔT represents the RMS jitter, P is the total power
dissipation of the oscillator, f 0 is the oscillation frequency, η is the proportionality constant
relating the rise time and the stage delay of the oscillator which can be taken as 0.75 [15]. In
Eq.(2.9), κ is the jitter proportionality constant.

Vchar in Eqs. (2.8) and (2.10) is the

characteristic voltage of the device, defined as Vchar = ΔV / γ . As shown in Fig. 2.1 (a), the
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maximum phase shift occurs when the current is injected during the transition. Therefore, the
gate overdrive voltage, ΔV = V DD / 2 − Vth is a reasonable choice for the worst case noise
analysis.
2.1.2 Phase Noise and Jitter Analysis for Differential Ring Oscillator

Similarly, the phase noise and jitter analysis of a differential ring oscillator is also carried
out. Figure 2.3 shows the circuit diagram of a differential CMOS ring oscillator. The total power
dissipation is given by
P = NI tail V DD

(2.11)

where I tail is the tail bias current of the differential pair. The frequency of oscillation can be
approximated by
f0 =

I tail
1
1
≈
≈
2 Nt D 2ηNt r 2ηNq max

(2.12)

where t D is the delay of each stage. The total current noise on each node is given by
⎛ 1
i n2
1
= 4kTI tail ⎜⎜
+
Δf
⎝ Vchar R L I tail

⎞
⎟⎟
⎠

(2.13)

where R L is the effective load resistance, and can be approximated by
1

RL =

μ p C OX

Wp
Lp

(2.14)

( V gs − Vthp )

and Vchar = ΔV / γ . The expressions for the phase noise and the proportionality constant in Eq.
(2.9) of jitter for an N-stage differential CMOS ring oscillator are given by
8
kT
⋅N⋅
L{Δf } ≈
3η
P

⎛V
V
⋅ ⎜⎜ DD + DD
⎝ Vchar R L I tail

⎞ f o2
⎟⎟ ⋅ 2
⎠ Δf

(2.15)

and
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Figure 2.3: Circuit diagram of a differential ring oscillator.
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κ≈

8
kT
⋅ N⋅
3η
P

⎛V
V
⋅ ⎜⎜ DD + DD
⎝ Vchar R L I tail

⎞
⎟⎟
⎠

(2.16)

where Vchar = ΔV / γ , and ΔV = (VDD / 2) − Vth gives the maximum phase shift as discussed for
the single-ended ring oscillator circuit. In comparison to the single-ended ring oscillator, the
differential ring oscillator shows a phase noise dependency on the number of stages, N.
2.2

Hot Carrier Induced Degradation on Jitter and Phase Noise in VCO

Some work related to hot-carrier studies in VCO have been reported in [29, 30]. In this
work, the effect of hot carrier stress on CMOS voltage-controlled oscillators (VCOs) is
investigated. A model of the threshold voltage degradation in MOSFETs due to hot carrier stress
has been used to model jitter and phase noise in voltage-controlled oscillators. The relationship
between the stress time which induces the hot carrier effects and the degradation of the VCO
performance is presented. The VCO performance degradation takes into consideration decrease
in operation frequency, increase in jitter and phase noise and decrease in tuning range. The VCO
circuits have been designed in 0.5 μm n-well CMOS technology for operation at 3 V.
2.2.1

Modified VCO Phase Noise and Jitter Model after Stress

The jitter and phase noise change due to Vth shift since Vchar depends on Vth through the
following equations: Vchar = ΔV / γ and ΔV = (VDD / 2) − Vth . The modified expression for Vchar
after hot carrier stress is given by

Vchar =

(VDD / 2) − Vth − ΔVth

(2.20)

γ

The modified expressions of phase noise and the jitter proportionality constant in single-ended
and differential ring oscillators are given as follows:
For a single-ended ring oscillator
32

f o2
γ ⋅ V DD
8 kT
⋅
⋅
⋅
L{Δf } ≈
3η P V DD / 2 − Vth − ΔVth Δf 2

(2.21)

γ ⋅ V DD
8
kT
⋅
⋅
3η
P V DD / 2 − Vth − ΔVth

(2.22)

κ≈

and for a differential ring oscillator
L{Δf } ≈

κ≈

8
kT
⋅N⋅
3η
P

⎛
γ ⋅ V DD
V
⋅ ⎜⎜
+ DD
⎝ V DD / 2 − Vth − ΔVth R L I tail

γ ⋅ V DD
V
8
kT ⎛
⋅ N⋅
⋅ ⎜⎜
+ DD
3η
P ⎝ V DD / 2 − Vth − ΔVth R L I tail

⎞ f o2
⎟⎟ ⋅ 2
⎠ Δf

⎞
⎟⎟
⎠

(2.23)

(2.24)

where ΔVth is a function of the stress time, t . Since the VCO designs are based on the ring
oscillator design, the phase noise and jitter in a VCO circuit are also dependent on stress
conditions for hot carrier effects. Moreover, hot carrier stress also affects the oscillation
frequency which shows a decreasing trend. Consequently, the device degradation also results in
decrease of the VCO tuning range.
2.2.2

Simulation Results

Three different types of oscillator circuits, a single-ended ring oscillator, a differential
VCO and a current-starved VCO, have been designed as shown in Figs. 2.2, 2.3 and 2.4,
respectively. With different number of stages for each type of VCO, the relationship between the
performance of VCO and the number of stages, N are studied.
The device degradation including decrease in oscillation frequency, decrease in VCO
tuning range, increase in jitter and phase noise has been simulated in SPICE using level 8 CMOS
parameters [Appendix A]. While the degradation in phase noise performance is modeled using
Eqs. (2.21) and (2.23). Due to the limitation on the hot carrier stress simulation, the SPICE
simulation is realized by adjusting the model parameter of threshold voltage according to the hot
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carrier degradation model described in the previous section. The threshold voltage may increase
by 120 mV after four hours stress [29].
Figures 2.5 - 2.7 show the simulation results of the hot carrier induced degradations in
different aspects. Figures 2.5 (a) and (b) show the variation of oscillation frequency and tuning
range change with the control voltage due to hot carrier effects for the current-starved VCO and
the differential VCO, respectively. For the current-starved VCO, the oscillation frequency
decreases by more than 80 MHz in 2.2 V - 3 V range of control voltage. The tuning range
decreases from 72 MHz-287 MHz to 65.4 MHz-201 MHz which is nearly 37%. In differential
VCO, maximum reduction in oscillation frequency is observed at 0.5 V control voltage and is ~
100 MHz. The tuning range decreases from 32 MHz-983 MHz to 26 MHz to 698 MHz, which is
about 30%.
Figures 2.6 (a) and (b) show the variation of phase noise as a function of stress time with
different central frequency for the single-ended current-starved VCO and the differential VCO at
1 MHz offset frequency, respectively. The corresponding variations of phase noise power
spectrum density due to the hot carrier stress are shown in Figs. 2.7 (a) and (b), respectively.
SPICE simulation show that due to the hot carrier effect, for the single-ended ring
oscillator, the phase noise changes from -104 dBc to -105 dBc at 1 MHz frequency offset with a
power dissipation of 0.37 mW. For the current-starved VCO, the phase noise changes from -109
dBc to -107 dBc at 1 MHz offset from the center frequency, 200 MHz; for the double-ended
differential VCO, the tuning range changes from 32 MHz - 983 MHz to 26 MHz - 698 MHz, and
phase noise changes from -86 dBc to -87 dBc at 1 MHz offset from the center frequency, 700
MHz. The results show that the hot carrier induced degradation on phase noise of ring oscillator
is not significant. That’s because the oscillation frequency also degrades after hot carrier stress,
but the oscillation frequency is fixed during the phase noise comparison.
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Figure 2.4: Circuit diagram of a current starved VCO.
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(a)

(b)

Figure 2.5: Hot carrier induced degradation on tuning characteristic of (a) the single-ended
current starved VCO and (b) the differential VCO.
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(a)

(b)
Figure 2.6: Hot carrier induced degradation on phase noise at 1 MHz offset frequency at different
center frequency for (a) the single ended-current starved VCO and (b) the differential VCO.
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(a)

(b)
Figure 2.7: The variation of phase noise power spectrum density due to the hot carrier stress for
(a) the single-ended current starved VCO and (b) the differential VCO.
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2.3

Jitter Measurement and Discussion

In the above section, only the simulation results of phase noise in different VCOs are
presented which is not sufficient to verify the hot electron induced noise degradation. Simulation
and measurement results of jitter performance before and after hot carrier stress is presented in
this section. Figure 2.8 shows the circuit diagram of a single-ended current starved VCO with
two modes of operations for hot carrier stress study. The two operation modes are the stress
mode and the oscillation mode. Switching between these two modes is realized by a mode
control signal, Vmode . In the operation mode, both Vstress and Vmode are connected to ground. The
switching n-MOSFETs, which connect Vstress to each oscillating node, are in cutoff. Thus,
transistors in the oscillator are not stressed. In the stress mode, Vmode is connected to V DD , which
turns-on the switching n-MOSFETs. Vstress is set to a voltage higher than the expected voltage to
be stressed on the gate and drain of each n-MOSFET in the oscillator. By adjusting Vstress and
measuring Vout of the VCO, the different stress voltages can be set. The VCO does not oscillate
during the stress time but hot carriers are induced in this period.
The maximum lateral channel electric field Em can be approximately calculated using
equation [25]:
Em =

V D − V D.sat
l

(2.25)

where VD.sat is the potential at the pinch off, VD is the drain stress voltage and l is the length of
pinch off region which is approximately given by l = 3t ox x j [25]. tox is the oxide thickness

which is 14.2 nm, and x j is the junction depth which is 150 nm for 0.5 μm CMOS process.
Therefore, l is approximated as 80 nm. One simple model for VD.sat is shown below [25]:
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V D , sat =

(VG − Vth ) LE sat
VG − Vth + LE sat

(2.26)

where E sat is the critical field for velocity saturation, about 5 × 10 4 V / cm . In this work, channel
length is 0.5 μm, threshold voltage is 0.6 V, gate stress voltage is 3 V which result in
V D.sat = 1.2 V . For 3 V drain stress voltage, the maximum lateral channel electric field Em is

approximately 2.3 × 10 5 V / cm . Note that Em cannot be determined accurately by experiments, or
even simulations [25], however, the Em estimation in this work provide a clear relationship
between gate, drain stress voltage and the channel electric field. For a given Em for hot electron
generation, the stress voltage on gate and drain can be easily calculated.
Different CMOS VCOs with stress mode of operation are fabricated in 0.5 μm n-well
CMOS process. A 5 stage and 15 stage VCOs are the most fully functional circuit blocks in the
chip. These two VCOs are selected for the jitter measurements to investigate the jitter
degradation due to hot carrier effect. Hot carrier stress was applied during the stress mode of
operation. The layout and die photograph of the chip and the 15 stage single-ended current
starved VCO are shown in Figs. 2.9 and 2.10, respectively. Jitter measurements are performed by
using a digital sampling oscilloscope with the histogram mode and color grading mode. A delay
unit in front of the sampling head is needed for the minimum delay requirement for trigger
transition and the first acquired sample [15].
In this work, two SMA cables with different length are used for SD-24 sampling head
and the trigger which satisfy the minimum delay requirement [42]. Figure 2.11 shows the jitter
measurement setup. Figure 2.12 shows the digital sampling oscilloscope Tek11801A jitter
measurement display. The jitter is measured for the second rising edge which gives a
measurement interval of one clock period.
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Figure 2.8: The circuit diagram of a single-ended current starved VCO with operation mode and
hot carrier stress mode.
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(a)

(b)
Figure 2.9: The layout of (a) whole chip, (b) a 15 stage current starved VCO.

42

(a)

(b)

Figure 2.10: The die photograph of (a) whole chip, (b) a 15 stage current starved VCO.

Figure 2.11 The setup for VCO jitter measurement using the digital sampling oscilloscope Tek
11801A with 6.9 ns delay calculated [42] between trigger and signal.
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(a)

(b)

Figure 2.12: The histogram of jitter measurement (a) for a 15 stage single-ended oscillator, (b)
for a 15 stage current starved VCO.

44

Measurement results on these two current starved VCOs show that the oscillation
frequency decreased by around 5 MHz. And a 40 ps increase in RMS jitter was observed after
four hours hot carrier stress for both VCOs. The degradation on oscillation frequency and jitter
performance due to hot carrier stress are shown in Figs. 2.13 (5 stage VCO) and 2.14 (15 stage
VCO), respectively.
The experiment results of the degradation in jitter with stress time as a parameter is
shown in Fig. 2.15 by taking the average RMS jitter measured under different stress times. The
normalized simulation results are also shown in this figure. Although difference between the
absolute value of measured jitter and the simulated jitter can be observed through the
experiment, the increasing trend in jitter can be definitely proved by matching with normalized
simulation results. The jitter data difference may be caused by the capacitance of the bonding
pads and the interconnections. Moreover, the underestimation on the measurement interval may
be another factor causing the difference.
2.4

Summary

The jitter and phase noise in CMOS voltage-controlled oscillators (VCOs) are modeled
after the hot carrier stress. The VCO performance degradation including decrease in the
operation frequency, decrease in the tuning range and increase in jitter and phase noise is
simulated in SPICE using the device degradation model due to hot carrier stress. The comparison
of phase noise before and after the hot carrier stress was performed by fixing the oscillation
frequency. The phase noise models developed in the present work can be very useful in phase
noise analysis for CMOS based OFDM systems based on hot carrier effects as reported in recent
publications [34-38]. Furthermore, different CMOS VCOs with the oscillation mode and hot
carrier stress mode are designed in 0.5 μm n-well CMOS process. The comparison of tuning
characteristic and jitter performance before and after the hot carrier stress was performed.
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(a)

(b)
Figure 2.13: The degradation on (a) oscillation frequency, (b) jitter performance under different
oscillation frequency for a 5 stage current-starved VCO due to hot carrier effects.
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(a)

(b)
Figure 2.14: The degradation on (a) oscillation frequency and (b) jitter performance under
different oscillation frequency for a 15 stage current-starved VCO due to hot carrier effects.
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Figure 2.15: The normalized simulation results and experiment results for jitter degradation
versus the hot carrier stress time for a 5 and 15 stage current-starved VCOs.
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The experimental results verify the degradation in oscillation frequency and jitter
performance of VCO. After four hours hot carrier stress, the oscillation frequency decreased by
about 5 MHz and the RMS jitter increased by about 40 ps. Closely matching between the
normalized simulation results and the experimental results verifies the jitter degradation model
for single-ended current starved VCO. The results of the work would be very useful in design of
robust CMOS VCO and Phase-Locked Loop circuits.

49

CHAPTER 3 †
PHASE NOISE AND JITTER STUDY IN CMOS PHASE-LOCKED LOOP
(PLL) CONSIDERING HOT CARRIER EFFECTS
Hot carrier induced device degradation on phase noise and jitter performance of voltagecontrolled oscillators (VCOs) have been studied and presented in Chapter 2. Since VCO is one of
the dominant noise sources in a PLL, the degradation on VCO affects the PLL performance
including the tracking performance, and the phase noise and jitter at the output. In this chapter,
the hot carrier induced degradation in VCO gain is investigated. The VCO under discussion is a
single-ended current starved VCO which is designed in 0.25 μm CMOS process. The phase noise
and jitter graphical treatment method is introduced. The loop dynamics, phase noise and output
clock jitter of a second order PLL based on this type of VCO are studied. The loop parameters,
i.e., damping factor and loop bandwidth, phase noise and jitter degradations due to VCO
degradation are analyzed, considering hot-carrier effects.
3.1

Noise Properties of PLL Building Blocks

To investigate the noise properties of the PLL, it is necessary to begin with the noise
properties of PLL building blocks [18]. Because the VCO and the frequency divider are the
building blocks dealing with the high frequency oscillation, they are more subject to any
fluctuations, such as thermal noise. These two parts have the most significant contribution to the
noise of the whole PLL. The phase frequency detector, charge pump and loop filter can be
designed in such a way to contribute negligible amount of noise to the PLL, thus they are not
major sources of noise in a PLL. In this dissertation, only the noise properties of VCO and clock
frequency divider are considered. The phase noise due to input reference noise is also studied.
†

Part of this work is reported in following publication:
C. Zhang, A. Srivastava and H. -C. Wu, "Hot-electron induced effects on noise and jitter in submicron CMOS
phase-locked loop circuits," Proc. of IEEE 48th International Midwest Symposium on Circuits and Systems
(MWSCAS05), pp. 507-510, 2005.
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The noise properties of a VCO are modeled using a noiseless VCO with an additive noise
source at its input and output. The output power spectrum can be given by [18]
S Φ out (ω ) =

2π 2 K V2 N 0

ω

2

(1 +

ω1 / f
ω

3

)+

N1
2

(3.1)

where K V is the gain of VCO in Hz/V. ω is the offset frequency from the center frequency in
rad/s. N 0 / 2 and N 1 / 2 are the double-sideband power spectral densities of the input and output
white noise. And ω1/ f 3 is the 1 / f noise corner of the input behavioral noise source, which is
equal to the 1 / f 3 noise corner of the VCO. Note that 1 / f noise can be ignored at higher offset
frequencies, thus only the phase noise in the 1 / f

2

region of VCO is considered in this work.

The frequency divider phase noise may also have a significant contribution to the phase
noise of PLL. Ideally, a frequency divider reduces the inherent phase noise of the input signal by

20 log( N ) dB due to its division feature. In a PLL, the input of the frequency divider is taken
from the VCO output, and the output goes to the phase detector input. Thus, the input phase
variations are multiplied by N at the output of the VCO, which is the output of the PLL. The
phase noise power spectrum of the output will be N 2 times the input phase fluctuations.
Therefore, the effect of an ideal frequency divider is to increase the phase noise of the input by
20 log( N ) dB . Moreover, practical digital dividers usually have a large white noise floor at their
output, which adds to the input of the phase detector. This noise floor can also add to the output
phase noise of a PLL.
3.2

Phase Noise Graphical Treatment Prediction of PLL

Now consider the two dominant sources of the noise which affect the phase noise of the
output, VCO phase noise and the input phase noise. Assuming that the VCO phase noise is not
correlated with the phase noise of the input, the phase noise power spectrum at the output can be
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calculated using superposition. The output phase noise due to each source can be evaluated
independently and the total phase noise is the sum of them. This method of PLL phase noise
prediction is also called the graphical treatment. More detailed derivation is presented in
Appendix B.
Assuming a noiseless input and a noisy VCO dominated by its 1 / f

2

noise, the

equivalent phase domain model of PLL is shown in Fig. 3.1. n0 ( s) is the input noise source in
the equivalent noise model of a VCO. The effect of VCO phase noise can be calculated using the
transfer function from n0 ( s ) to Φ out ( s ) , which is given by
Φ out ( s ) 2πC1 N
=
⋅
n0 ( s )
I CH

s
⎛K I
s / ⎜⎜ V CH
⎝ C1 N
2

(3.2)

⎞
⎟⎟ + τs + 1
⎠

Therefore, the power spectrum density of the output phase can by given by
S Φ out (ω ) =

N 0 4π 2 C12 N 2
ω2
⋅
⋅
2
2
I CH
⎡
2 ⎛ C1 N
⎢1 − ω ⋅ ⎜⎜
⎝ K V I CH
⎣

(3.3)

2

⎞⎤
⎟⎟⎥ + ω 2τ 2
⎠⎦

or if the loop bandwidth, ω n is applied,
S Φ out (ω ) =

N 0 4π 2 C12 N 2
ω2
⋅
⋅
2
2
2
I CH
⎡ ⎛ ω ⎞2 ⎤
⎢1 − ⎜⎜ ⎟⎟ ⎥ + ω 2τ 2
⎢⎣ ⎝ ω n ⎠ ⎥⎦

(3.4)

where ω n = ( K V I CH ) /( NC1 ) is defined as the loop bandwidth of the PLL.
Assuming a noiseless VCO, the response of the loop to the phase variations in the input is
evaluated. The input is usually generated by another oscillator, which will have its own phase
noise characteristics. Considering the phase noise of 1 / f

2

region only, the input phase noise

power spectrum can be given as S Φ in (ω ) = α / ω 2 , where α is a constant characterizing the
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Figure 3.1: Equivalent phase domain model of PLL with VCO noise source.
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phase noise of the input. For the second order PLL under consideration, the output phase noise
power spectrum can be given by
S Φ out

α
(ω ) = 2 ⋅
ω ⎡

ω 2τ 2 + 1

2 ⎛ C1 N
⎢1 − ω ⋅ ⎜⎜
⎝ K V I CH
⎣

(3.5)

2

⎞⎤
⎟⎟⎥ + ω 2τ 2
⎠⎦

or
S Φ out (ω ) =

α
⋅
ω2 ⎡

ω 2τ 2 + 1

⎛ω ⎞
⎢1 − ⎜⎜ ⎟⎟
⎢⎣ ⎝ ω n ⎠

2

(3.6)

2

⎤
⎥ + ω 2τ 2
⎥⎦

The PLL phase noise power spectrum density for a noisy VCO and ideal input reference
is shown in Fig. 3.2. The PLL phase noise power spectrum density for a noiseless VCO and
noisy input reference is shown in Fig 3.3. The total phase noise power spectrum of the PLL
output is the sum of the phase noise evaluated by a noisy VCO and a noisy input reference
independently.
Moreover, considering the noise floor introduced by the frequency divider, the total phase
noise power spectrum of the PLL is shown in Fig. 3.4. As shown in this figure, input reference
noise is more dominant at small offset frequency while VCO noise is more dominant at moderate
offset frequency around loop bandwidth due to the peak induced by the VCO noise. At large
offset frequency, the frequency divider is dominant because of its flat feature. As a result, at
small offset frequency, the PLL phase noise is approximately followed by the output phase noise
of the reference input oscillator with a 20log(N) difference. A peak appears at ω n in the phase
noise power spectral density where VCO noise is more dominant. So a large loop bandwidth is
desired to reduce the phase noise of PLL due to VCO noise.
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Figure 3.2: PLL phase noise for a noisy VCO and ideal input reference.

Figure 3.3: PLL phase noise for a noiseless VCO and noisy input reference.
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ωn
Figure 3.4: PLL phase noise with both noisy VCO and noisy input reference, considering the
frequency divider noise floor.
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3.3

Jitter Predication of PLL

For jitter analysis, again the input reference clock noise and the VCO noise are
considered separately. The RMS jitter can be calculated by the phase noise power spectral
density as shown in [43].

σ Δ2T =

8

ω

∞
2 0
0

2
∫ S Φ ( f ) sin (πfΔT )df

(3.7)

where ω 0 is the oscillation frequency, S Φ ( f ) is the noise power spectral density and ΔT is the
measurement interval. Equations (3.4) and (3.6) of power spectral density for VCO noise and
input reference noise, respectively, can then be substituted into Eq. (3.7). The jitter expression
for VCO noise only is approximately given by

σ VCO =

N VCO
f0

⋅

1

(3.8)

2ζω n

And the jitter expression for input reference noise only is approximately given by [43]

σ in = κ ⋅ ΔT +

1

(3.9)

2ζω n

where f 0 is the center frequency. N VCO = K V2 N 0 / 2 characterizes the VCO output noise. κ is
the jitter proportional constant for input reference noise. ΔT is the jitter measurement interval.
The total PLL long term RMS jitter shown in Fig. 3.5 can be computed using equation:
2
σ tot2 = σ in2 + σ VCO

(3.10)

Again the absolute value of the output jitter may change for different N 0 and κ values,
which are highly dependent on applications, however the relative relationship between different
noise sources and total jitter is shown clearly in Fig. 3.5. Here, for applications with comparable
input noise and VCO noise, we assume that κ 2 = 4π 2 N 0 / ω 2 in order to simplify the problem.
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Figure 3.5: PLL output RMS jitter due to noisy VCO and noisy input reference.

58

3.4

Hot Carrier Effects on PLL

Hot carrier effects on VCOs have been studied in [29-31, 33]. VCO is an essential
building block of PLL. The PLL tracking performance and phase noise degradation due to VCO
performance degradation is presented in following sections. Hot carrier induced VCO gain
degradation is focused in this work. Then the impact of VCO gain degradation on PLL
performance is investigated in the following sections.
3.4.1

Hot Carrier Induced Degradation on VCO Gain

CMOS VCO circuit performance is definitely affected by hot-carrier effects. The gain of
VCO, K V , is a very important parameter when dealing with the PLL tracking, and phase noise
and jitter performance. A model of VCO gain decrease due to the degradation on n-MOSFET
parameters is shown in [29]. Degradations of device parameters include increase in threshold
voltage and decrease in electron mobility. In this work, a more detailed analysis of a simple but
very widely used VCO, current starved VCO, is presented. Most of the ring oscillator based
VCO [11, 29] have the similar frequency adjusting mechanism as a current starved VCO. The
biasing current is varied by adjusting the control voltage, so that the time it takes to charge and
discharge the equivalent load capacitance of each stage is varied. As a result, the output
frequency is adjusted by the control voltage. It is beneficial to study the performance degradation
of a current starved VCO.
A current starved VCO under consideration is shown in Fig. 3.6. Assuming the biasing
current is satisfied by the square law relation with the control voltage, VCTRL . The oscillation is
achieved by charging and discharging the equivalent capacitance, CL, in each stage of the VCO.
The oscillation frequency of the current starved VCO for n (an odd number ≥ 3) of stages
is given by
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fO =

ID
1
≈
n(t r + t f ) n ⋅ C L ⋅ V DD

(3.11)

where t r and t f are the rising time and the fall time, respectively. VDD is the power supply
voltage. I D the drain current of M4, which is the exact biasing current of M2 and M3. I D is not
equal to total biasing current I BIAS , because the M4 may operate out of the saturation region.
However, in the small linear tuning range of VCTRL , I D and I BIAS are approximately considered
to be same.
The characteristic of the oscillation frequency versus the control voltage should be linear
in order to keep the gain of VCO, K V , as a constant value. The useful VCO operation range
should be this linear range, where f O is linearly depend on VCTRL . This linear range is typically
small in a current starved VCO.
The simulated characteristic of f O versus VCTRL is shown in Fig. 3.7. It shows the linear
range of VCTRL from 0.7 V to 1.1 V, while f O lies in the range of 240 MHz to 870 MHz, which
leads to a VCO gain of 1575 MHz/V.
The drain current of M1 can be approximately given by the saturation expression
ID =

1
W
'
⋅ μ ⋅ C OX
⋅ ⋅ (VCTRL − Vth ) 2
2
L

(3.12)

So, the gain of VCO, K V , can be given by
KV =

'
μ ⋅ C OX
∂f 0
⋅ W ⋅ (VCTRL − Vth )
=
∂VCTRL
n ⋅ L ⋅ C L ⋅ V DD

(3.13)

or by considering the transconductance of M1, Gm , Equation (3.13) can be written as
KV =

∂f 0
Gm
=
∂VCTRL n ⋅ C L ⋅ V DD

(3.14)
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Figure 3.6: A current starved VCO with equivalent load capacitances.

Figure 3.7: The simulated characteristic of f O versus VCTRL .
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It is shown in Eq. (3.13) that K V is a function of threshold voltage, Vth and mobility, μ .
Moreover, Eq. (3.14) shows K V can also be described as a function of the device
transconductance, Gm . These parameters can be degraded due to the hot-carrier effect. The
model of VCO gain can be modified for hot carrier consideration.
Considering the hot-carrier degradation in changing threshold voltage and mobility, the
degradation of VCO gain can be given by
K V' =

'
( μ − Δμ ) ⋅ C OX
⋅ W ⋅ (VCTRL − Vth − ΔVth )
n ⋅ L ⋅ C L ⋅ VDD

(3.15)

ΔK V
ΔVth
Δμ
)(1 −
)
= 1 − (1 −
KV
μ
VCTRL − Vth

(3.16)

Considering the degradation in transconductance, the degradation of VCO gain can be given by
ΔK V ΔG m
=
KV
Gm

(3.17)

The degradation in transconductance can be described as combining the effects of change
in threshold voltage and mobility. Simulated VCO tuning characteristic before and after stress is
shown is Fig. 3.8. Figure 3.9 shows the VCO gain degradation versus the hot-carrier stress time.
To investigate the VCO gain degradation due to hot-carrier effects, a fixed oscillation
frequency is necessary to make the analysis more applicable. Assuming the VCO operates at 800
MHz center frequency, the VCO gain changes from 1575 MHz/V to 940 MHz/V before and after
the hot-carrier stress.
Simulation based on experimental results shows if threshold voltage increases by 40%
and the mobility decreases by 45% after 4 hours of stress, K V can decrease by 40% [29]. Note
that due to hot-carrier effect the control voltage is shifted to keep a fixed oscillation frequency.
This may also cause severe problem in PLL tracking ability.
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Figure 3.8: Simulated VCO tuning characteristic before and after stress.

Figure 3.9: VCO gain degradation versus stress time at 800 MHz oscillation frequency.
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3.4.2 Hot Carrier Induced Degradation in PLL Loop Dynamics

The loop bandwidth and damping factor characterize the closed-loop response. In
general, ω n determines the cut-off frequency of the response and ζ determines the shape of the
characteristic. PLL is critically damped with a damping factor of one and over damped with
damping factors greater than one. Equations (3.18) and (3.19) give the expressions for the loop
bandwidth and the damping factor with K V as a parameter [41]:

ωn =

ζ =

2 ⋅ζ
=
R ⋅ C1

1
2

K V I CH
NC1

(3.18)

1
⋅ I CH ⋅ K V ⋅ R 2 ⋅ C1
N

(3.19)

All parameters remain constant except K V under hot-carrier effect. The hot-carrier induced
degradation on VCO gain K V will cause the degradation on the loop parameters ζ and ω n . The
relationship describing shift in parameters is given by
Δζ

ζ

(or

Δω n

ωn

) = 1− 1−

ΔK V
KV

(3.20)

When there is a 40% decrease of K V , the loop bandwidth and damping factor will decrease by
about 23%. The hot-carrier induced degradation on loop dynamics can be seen from frequency
response and step response characteristics, shown in Figs. 3.10 and 3.11, respectively. As shown
in these figures, after stress loop bandwidth decreases, and the time it takes to track the step input
increases.
3.4.3

Hot Carrier Effects on Phase Noise in PLL

The phase noise properties in PLL are functions of loop bandwidth, which is a function of
VCO gain, K V . Therefore the hot-carrier induced degradation on VCO gain may cause the phase
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Figure 3.10: Frequency response of PLL change due to hot-carrier effect.

Figure 3.11: Step response of PLL change due to hot-carrier effect.
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noise properties change in PLL. For a center frequency of 800 MHz and loop bandwidth of 16
MHz PLL, after using the graphical treatment on the input reference noise, the VCO noise and
the frequency divider noise, the total phase noise degradation due to hot carrier stress is shown in
Fig. 3.12, considering the noise contribution of the frequency divider. Combining the
degradation on noisy VCO and noisy input reference, the total degradation can be noticed by an
increase in phase noise at lower offset frequency and a left-shifting peak of phase noise power
spectral density.
3.4.4

Hot-Carrier Effects on Jitter in PLL

The output jitter properties of PLL are also functions of loop parameters including loop
bandwidth and damping factor, which in turn are related to the VCO gain, K V . Therefore, the
hot-carrier induced degradation on VCO gain also causes the jitter properties change in PLL.
After using the jitter graphical treatment, the RMS jitter degradation due to hot carrier stress is
shown in Fig. 3.13. The most significant degradation on jitter performance occurs when the
measurement interval is around 35 clock cycles, which gives a 17% increase in total output RMS
jitter.
3.5

Summary

In this work, an attempt has been made to develop phase noise and jitter predication
method for a second order PLL. Then hot carrier induced degradation on single-ended current
starved VCO gain is studied.
Analytical results of hot carrier effects on tracking performance, phase noise and jitter in
PLL circuit designed in 0.25 μm N-well CMOS process are presented. The analytical models
which take into consideration hot carrier effects have shown that after four hours of stress, the
gain of a current-starved VCO degrades from 1575 MHz/V to 940 MHz/V, which is about a 40%
decrease in gain at an oscillation frequency of 800 MHz.
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Figure 3.12: Hot carrier induced degradation on phase noise performance.

Figure 3.13: Degradation on output RMS jitter change due to hot-carrier effect.
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The loop dynamics, phase noise and output clock jitter of a second order PLL are studied
using s-domain analysis for a feedback control system. The degradation on PLL loop parameters
and noise properties are analyzed for a second order PLL with a center frequency of 800 MHz,
loop bandwidth of 16 MHz. The loop parameters, i.e., the loop bandwidth frequency and
damping factor decrease by about 23% after stress, which in turn decrease the loop bandwidth
and increase the tracking time, respectively. The degradation causes a noticeable increase in
phase noise at a lower offset frequency, 1 dB increase at 8 MHz offset, and a left-shifting peak of
phase noise power spectral density.
Hot carrier induced degradation on VCO gain also influences the jitter properties of PLL.
The most significant degradation occurs when the measurement interval is around 35 clock
cycles, which gives about 17% increase in total output RMS jitter. And there is around 15%
increase in long term RMS jitter.
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CHAPTER 4 ‡
AN EXPERIMENTAL STUDY OF PHASE NOISE IN CMOS PHASELOCKED LOOPS
The loop model of a second order phase-locked loop (PLL) is presented in Chapter 3. The
effects of different building blocks on the phase noise performance of PLLs are analyzed. Input
reference clock, voltage-controlled oscillator (VCO) and the frequency divider are the dominant
noise sources in a PLL system. PLL phase noise prediction by the graphical treatment is also
introduced. In this chapter, an experimental study of phase noise on PLL is carried out.
Simulation and experimental measurement results of the phase noise are reported on a singleended current-starved VCO, a double-ended differential VCO. Moreover, two PLLs are designed
and fabricated with same input reference clock and frequency divider but different VCO
structures. Two types of VCOs have different gain and output noise properties. This allows us to
verify the PLL phase noise graphical treatment method given in the previous Chapter 3 based on
different PLL designs. Experimental results closely follow the predicted performance which is
obtained by the graphical treatment.
4.1

Proposed PLL Circuits Design

Two PLL chips have been designed based on different VCO structures. Open loop VCOs
are also included to study the open loop VCO phase noise. All circuits are designed and
fabricated using 0.5 μm n-well CMOS technology. The only difference of two PLL chips is the
VCO structure. Designed loop parameters are same in two different PLLs. The loop parameters
are as follows: N = 8 , I CH = 30μA , R = 41.5kΩ , C1 = 43.3 pF and C 2 = 100 fF . The only
‡
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parameter which is different in these two PLLs is the VCO gain. Therefore, for different VCO
gain, different PLL output noise properties can be observed.
4.1.1

Phase Frequency Detector

The phase frequency detector (PFD) used in this design is a conventional one except
some inverters are added to adjust the delay so that the spurs at the output can be reduced. The
circuit diagram of the PFD is shown in Fig. 4.1. The simulated PFD output due to input phase
difference is shown in Fig. 4.2. The simulated result shows the frequency of the input reference
clock is lower than the VCO clock and the phase of the VCO clock is leading which result in a
positive average ‘dn’ signal. This PFD is suitable for less than 100 MHz input signals. For higher
frequency operation, some new structures have to be used which will be discussed in the
following chapter.
4.1.2

Charge Pump

A typical current mirror structure is used for the charge pump design. Figure 4.3 shows
the circuit diagram of the charge pump. The charge pump current I CH is designed to be 30μA .
The width ratio between two mirror branches gives the current ratio. Mp and Mn serve as the
switch MOSFETs switched by ‘upn’ and ‘dn’ signal generated from the PFD, controlling the
charge/discharge path of the charge pump.
4.1.3

Frequency Divider

The circuit diagram of the frequency divider is shown in Fig. 4.4. A D-flipflop and an
inverter loop form a divide-by-two stage. The divide-by-eight divider consists of three divide-bytwo stages. Similarly with PFD, this divider circuit is only suitable for clock frequency in MHz
range. For GHz range frequency operation, a dynamic frequency divider has to be used which
will be discussed in the following chapter.
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Figure 4.1: Circuit diagram of the phase frequency detector (PFD).

Figure 4.2: Simulated results of the PFD outputs due to different input phase (reference clock
phase is leading the VCO output clock phase).
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Figure 4.3: Circuit diagram of the charge pump (CP).

Figure 4.4: Circuit diagram of the divide-by-eight frequency divider.
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4.1.4

Voltage-Controlled Oscillator

Two types of VCOs are designed. These are a single-ended current starved VCO and a
double-ended differential VCO. The current-starved VCO is conventional compared to the
differential one which has been shown in previous chapter. The differential VCO circuit is
shown in Fig. 4.5. There is an auxiliary biasing circuit block in the differential VCO, shown in
Fig. 4.6 in order to reduce the differential VCO gain and achieve a more linear frequency –
voltage tuning characteristic. The resistor (20 kΩ) connects the two branches of a current mirror
to balance the current difference. The current in the mirror branch changes linearly with the
control voltage and changes slower than the circuit without the balance resistor. It decreases the
VCO gain.
4.2

Phase Noise Simulation and Measurement Results

In this section, PLL phase noise predicted results and experimental results on two
different PLLs are presented. The prediction is done by the graphical treatment method, and the
phase noise measurement is conducted using a spectrum analyzer. The prediction method is
recalled and the measurement setup is presented.
Recall the phase noise analysis of PLL in Chapter 3. For an open loop VCO, the output
noise spectrum can be approximated from Eq. (3.1) after neglecting the ω1/ f 3 term for input
flicker noise and N1 term for output thermal noise, and is given by
S Φ out (ω ) =

2π 2 K V2 N 0

(4.1)

ω2

If we know the VCO output phase noise profile, the term N 0 / 2 can be easily determined
through this equation. N 0 / 2 characterizes the double-side band power spectral density of the
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Figure 4.5: Circuit diagram of the double-ended differential VCO.

Figure 4.6: The double-ended differential VCO biasing circuit.
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input white noise of VCO. Moreover, for a PLL, the phase noise model due to VCO noise and
input reference noise are given by Eqs (3.4) and (3.6), and reproduced below as Eqs. (4.2) and
(4.3), respectively.
S Φ out (ω ) =

S Φ out (ω ) =

N 0 4π 2 C12 N 2
ω2
⋅
⋅
2
2
2
I CH
⎡ ⎛ ω ⎞2 ⎤
⎢1 − ⎜⎜ ⎟⎟ ⎥ + ω 2τ 2
⎢⎣ ⎝ ω n ⎠ ⎥⎦

α
⋅
ω2 ⎡

ω 2τ 2 + 1

⎛ω ⎞
⎢1 − ⎜⎜ ⎟⎟
⎢⎣ ⎝ ω n ⎠

2

(4.2)

(4.3)

2

⎤
⎥ + ω 2τ 2
⎥⎦

The term α in Eq. (4.3) can be determined by the input clock which is a function generator,
Agilent 33220A in this work. VCO gain KV can be measured from the open loop VCO. The
loop bandwidth ω n can be calculated by ω n = ( K V I CH ) /( NC1 ) . The loop filter time constant

τ = RC1 . Since, all the parameters in Eqs. (4.2) and (4.3) are known, the 20log(N) phase noise
and the noise floor introduced by the frequency divider are considered, by means of the
superposition we can get the predicted PLL phase noise curve.
VCO gain measurements have been done on two different VCOs. VCO tuning
characteristics are shown in Fig. 4.7. The gain of the differential VCO is 30 MHz/V while for the
single-ended VCO it is 90 MHz/V. Therefore, the loop bandwidths are 267 kHz and 462 kHz for
PLL with differential VCO and single-ended VCO, respectively. All the input reference clocks
are generated using a single function generator, so that the parameter α can be properly chosen
to characterize its output noise property.
Phase noise measurements are conducted by a spectrum analyzer Agilent 8561EC. The
spectrum of the clock signal from differential VCO is observed. The powers of spectrum on each
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Figure 4.7: The tuning characteristics for differential and current-starved VCO.
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offset frequencies are recorded. The result is then converted to phase noise power spectrum
density curve using Eq. (1.1).
The simulation and experimental results of phase noise at different center frequencies for
differential VCO are shown in Fig. 4.8 and results for single-ended VCO are shown in Fig. 4.9.
Given the output noise pattern of the open loop VCO, the parameter N 0 / 2 can be set from Eq.
(4.1) and substituted in Eq. (4.2), and then the simulated PLL output phase noise can be achieved
using the superposition method.
The PLL phase noise simulation and measurement results for different VCO and different
center frequencies are shown in Figs. 4.10 and 4.11, respectively. The curve with solid line is the
simulated PLL phase noise which is obtained by the superposition of the simulated phase noise
curve caused by VCO noise, input reference noise and the frequency divider noise. The peak of
the solid line characterizes the loop bandwidth. As seen in Figs. 4.10 to 4.13, PLL with
differential VCO has a smaller bandwidth compared to PLL with single-ended VCO. Moreover,
the magnitude of the peak characterizes the parameter N 0 / 2 , which is larger for the smaller
center frequency for both VCOs. This difference can be also noticed in the open loop VCO
output phase noise curve for different center frequencies as shown in Fig. 4.8 and 4.9. Evaluated
N 0 / 2 values for differential VCO are 3 × 10 −16 V 2 / Hz and 9 × 10 −16 V 2 / Hz for 100 MHz and
80 MHz oscillation frequency, respectively. And for single-ended VCO the values are
9 × 10 −16 V 2 / Hz and

9 × 10 −15 V 2 / Hz for 100 MHz and 80 MHz oscillation frequency,

respectively.
The triangle markers in Figs. 4.10 to 4.13 represent the measured phase noise at
particular offset frequencies. As seen in Figs. 4.10 and 4.11, for the PLL with differential VCO,
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Figure 4.8: Simulation and experimental results of the open loop VCO output phase noise at 100
MHz and 80 MHz center frequency for differential VCO.

Figure 4.9: Simulation and experimental results of the open loop VCO output phase noise at 100
MHz and 80 MHz center frequency for single-ended VCO.
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Figure 4.10: Simulation and experimental results of PLL phase noise at 100 MHz center
frequency for differential VCO.

Figure 4.11: Simulation and experimental results of PLL phase noise at 80 MHz center
frequency for differential VCO.
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Figure 4.12: Simulation and experimental results of PLL phase noise at 100 MHz center
frequency for single-ended VCO.

Figure 4.13: Simulation and experimental results of PLL phase noise at 80 MHz center
frequency for single-ended VCO.

80

the measured output phase noise has a peak near the predicted loop bandwidth of 267 kHz.
Although the peak is narrower than the predicted curve, it follows the predicted noise behavior
and clearly points that the phase noise superposition treatment is suitable to predict the PLL
output phase noise. On the other hand, for the PLL with single-ended VCO which has larger
bandwidth, there is no peak observed in phase noise curves in Figs. 4.12 and 4.13. The measured
phase noise data flatten out at the predicted peak position, i.e. 462 kHz, however, the measured
behavior follows the predicted PLL noise performance. For the single-ended VCO, the
simulation results show a large change at the phase noise peak position compared to the
differential VCO. This may be explained by their different bandwidths. A PLL with larger
bandwidth is more subject to input reference clock noise than the VCO noise. In other words, a
larger bandwidth is suitable to suppress the VCO noise. In our work, the PLL with single-ended
VCO has a large bandwidth than the PLL with differential VCO. As described in Chapter 3, the
peak in the phase noise profile is dominated by the VCO noise. If the VCO noise is suppressed
by the larger bandwidth, the peaking in phase noise profile is somehow vanished. This explains
that the phase noise profile flattens out for the PLL with single-ended VCO which has a large
bandwidth and is less affected by the VCO noise.
4.3

Summary

It is shown that the building blocks of a PLL contribute to its overall output noise which
can be predicted by the graphical treatment of each noise source. The important noise sources are
input reference clock, VCO and the frequency divider. Different PLLs with different VCOs have
been fabricated in 0.5 μm CMOS technology. For the PLL with differential VCO, the measured
output phase noise has a peak near the predicted loop bandwidth of 267 kHz. It follows the
predicted noise behavior though the peak is narrower than the predicted curve. On the other
hand, for the PLL with single-ended VCO which has larger bandwidth, there is no peak observed
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in phase noise curves. The measured phase noise data flatten out at the predicted peak position,
i.e. 462 kHz; however, the measured behavior follows the predicted PLL noise performance.
Commercial tools for PLL phase noise simulation are not available. This work provides a very
useful tool to predict PLL phase noise at the circuit design level.
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CHAPTER 5 §
PHASE NOISE AND JITTER ANALYSIS OF AN ADAPTIVE
BANDWIDTH LC-VCO BASED PHASE-LOCKED LOOP
This chapter investigates the phase noise and timing jitter performance parameters of an
adaptive bandwidth LC-VCO based Phase-Locked Loop (PLL). Recent studies [43, 44] have
explored jitter performance in the light of optimization of PLL loop parameters. Adaptive
bandwidth PLL structures have been discussed at length in [44-46]. However, no detailed study
for phase noise and jitter optimization on PLL with tunable loop parameters has been reported in
the literature. This work attempts to study the noise performance of an adaptive bandwidth LCVCO based PLL. The 3 GHz adaptive bandwidth PLL incorporating an LC-VCO structure is
designed in a 0.25 μm N-well CMOS process. A charge pump in conjunction with a tuneable
loop filter facilitates the adaptive bandwidth feature. Simulation results demonstrate the impact
on phase noise and jitter performance with variations in the loop parameters. Moreover, the
impact of quality factor (Q) of the on-chip spiral inductor on phase noise and jitter performance
of the proposed PLL is also investigated.
5.1

Proposed Adaptive Bandwidth PLL Design

A 3 GHz adaptive bandwidth PLL with an LC-VCO is designed in a 0.25 μm N-well
CMOS process. Adjustable charge pump and loop filter components are designed with the
adaptive bandwidth feature in mind. The block diagram of the PLL circuit is shown in Fig. 5.1.
Eqs. (1.10) and (1.11) demonstrate that the PLL loop parameters, damping factor and loop
bandwidth can be adjusted by controlling the charge pump current, I CH , or the loop filter resistor,

§

Part of this work is reported in following publication:
C. Salimath, C. Zhang and A. Srivastava, “Impact of Q-factor of an on-chip integrated inductor on the phase noise
performance of a CMOS LC VCO based phase-locked loops,” The 7th Louisiana Materials and Emerging
Technologies Conference, Louisiana State University, Baton Rouge, October 23-24, 2006 (Poster Paper).
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Figure 5.1: Adaptive bandwidth PLL block diagram.
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R , and the capacitor C1 . For every adjustable component, a 4-bit control signal results in sixteen
different values of the adjustable parameter. Different combinations result in varied bandwidths
and modified damping factor values. To abet high speed operations, the phase frequency detector
(PFD), the charge pump (CP) and the frequency divider (1/N) are designed with special care and
heightened attention.
Tuned oscillators in general are known to provide higher frequency stability and spectral
purity at a given power level [47]. The negative resistance based CMOS LC oscillator is realized
using a differential topology. Cross coupled PMOS and NMOS transistor pairs are used in
parallel to achieve the negative resistance required to compensate for the losses in the tank
circuit. NMOS and PMOS transistors are sized to achieve identical values of transconductance.
The cross coupled configuration shown in Fig. 5.2, operates without a current source and was
selected owing to its good phase noise performance and a large tuning range [48]. The VCO
tuning characteristic is illustrated in Fig. 5.3. The VCO achieves a peak-to-peak output of 2.5 V
and a tuning range of 2.85-3.19 GHz as the control voltage is swept from 1 to 2.5 V while
demonstrating a gain (KV) of 244 MHz/V.
Detailed design of an LC tank VCO in 0.5 μm n-well CMOS is presented in [49] that
monolithically integrates the inductor. Figure 5.4 shows the microphotograph of the 1.8 GHz
LC-VCO chip. The tuning characteristics are shown in Fig. 5.5 comparing both simulated and
experimental behavior. Figure 5.6 shows the observed LC-VCO oscillations with a 1.757 GHz
frequency on the digital oscilloscope. It is to be noted that design of 1.8 GHz in 0.5 μm n-well
CMOS can be easily extended for designing 3 GHz LC-VCO in 0.25 μm n-well CMOS [50].
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Figure 5.2: LC-VCO circuit with PMOS varactors.

Kv

Figure 5.3: Simulation result of the LC-VCO tuning characteristic.
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Figure 5.4: Microphotograph of the 1.8 GHz CMOS LC VCO chip.
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Figure 5.5: Simulation and measurement results of LC-VCO tuning characteristics.
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Figure 5.6: Oscillator output as observed on the digital sampling oscilloscope.
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Conventional frequency dividers fail to operate accurately at high frequencies. In order to
support an operating frequency of 3 GHz, a divide-by-64 dynamic divider with an inherent
ability to operate at high frequencies was adapted [51, 52]. Figure 5.7 shows the divide-by-two
cell of the divider. The divide-by-64 divider consists of six divide-by-two cells. The same
structure can be used with a sinusoidal input clock without any modifications. The phase
frequency detector is also modified for high speed operation which is shown in Fig. 5.8. A
balanced (up/dn) switch structure and a unit gain stage are adopted in the charge pump block in
order to further improve the charge pump performance. The circuit diagram of the charge pump
and the unit gain cell are shown in Figs. 5.9 (a) and (b), respectively.
5.2

Simulated Phase Noise and Jitter Behavior of the Adaptive Bandwidth PLL

Phase noise and jitter performance of the proposed PLL is studied by adjusting its loop
parameters. Such a study would then enable us to reduce the phase noise and timing jitter of a
second order PLL by controlling its loop parameters. The relation between the output phase
noise and loop bandwidth for offset frequencies of 1 MHz and 10 KHz is shown in Figs. 5.10
and 5.11, respectively. It can be observed that for an offset frequency of 1 MHz, the phase noise
decreases as the loop bandwidth increases. For the two primary noise sources affecting the PLL
performance, it can be deduced that at higher offset frequencies, the output noise is solely
dominated by the VCO noise. A higher loop bandwidth is therefore desired to suppress the phase
noise resulting from the VCO noise. A decrease in the output phase noise can also be observed
with an increase in resistor, R and charge pump current, I CH . Evidently, one can then exploit this
phenomenon to design the PLL loop parameters for reduced output phase noise. On the other
hand, for a lower offset frequency, e.g. 10 KHz, the phase noise approaches a constant value.
This behavior at lower offset frequencies is primarily due to a dominance of the input reference
clock noise. However, this component bears less relevance in the context of the PLL’s loop
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Figure 5.7: Divide-by-two cell of the dynamic divider.

Figure 5.8: The logic level diagram of the phase frequency detector.
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(a)

(b)
Figure 5.9: The circuit diagram of (a) the charge pump and (b) unit gain cell.
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Figure 5.10: Relation between the output phase noise and the loop parameters at 1 MHz offset
frequency.

Figure 5.11: The relation between the output phase noise and the loop parameters at 10 KHz
offset frequency.
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parameters and is more related to the PLL noise by itself.
One can also note that a change in the capacitor, C1 causes little or no change in the phase
noise performance. Also, from Eq. (3.3), it is imperative that, if a large loop bandwidth is desired
to reduce the phase noise caused by noise in the VCO, it is more beneficial to increase the charge
pump current I CH rather than reducing the loop filter capacitance.
The behavior of long term RMS jitter due to VCO noise for various loop parameters is
shown in Fig. 5.12. The product of the loop bandwidth and the damping factor ω nζ is used to
simplify the problem. This product is a function of charge pump current I CH and the loop filter
resistor R, but is not affected by the loop filter capacitance. The contour plot of the long term
RMS jitter due to VCO noise for various I CH and R values is shown in Fig. 5.13. The timing
jitter decreases continuously for increasing values of I CH and R.
This section addresses the effects of variations in the loop parameters on timing jitter and
phase noise in a PLL. LC VCOs demonstrate good phase noise immunity at the cost of greater
real estate and increased power consumption. Both jitter and phase noise exhibit a decrease with
an increase in the charge pump current and the loop filter resistor. Though, the resulting increase
in bandwidth corroborates the act of suppressing VCO noise it does little in reducing input
reference clock noise.
Furthermore, increased values of

I CH and R command heightened levels of power

consumption; a formidable challenge in the power versus performance paradigm. It can be
further emphasized, that suitable values of the damping factor need to be selected to achieve
faster locking, hence faster PLLs. An experimental study of the phase noise and timing jitter
carried out by adjusting the loop parameters of the proposed PLL structure will then yield an
optimum operating point for best noise performance.
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Figure 5.12: Variation of long term RMS jitter due to VCO noise for various loop bandwidth and
damping factor products.
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5.3

Impact of Inductor Quality Factor on the Phase Noise Performance of PLL

For the LC tank VCO, the noise properties of the VCO itself can be modeled using the
Leeson phase noise density expression [53]:
⎛ 1
L(Δf ) = ⎜⎜ 2
⎝ 8Q

⎞⎛ FkT ⎞⎛ f 0
⎟⎟⎜
⎟⎜⎜
⎠⎝ P ⎠⎝ Δf

⎞
⎟⎟
⎠

2

(5.1)

where F is the circuit noise factor, k is the Boltzman’s constant, T is the temperature, P is the
oscillator output power, Q is the quality factor of the LC tank, f0 is the oscillation frequency, and
∆f is the frequency offset from f0. It is evident from the above expression that performance
enhancements and heightened frequency stability is a consequence of high Q-factor, increased
output power and reduced circuit noise factor. This work chooses to focus on geometry based
optimization schemes for inductor Q-factor enhancement. Such marked gains manifested in the
quality factor performance result in a quadratic improvement in the phase noise performance. At
large frequency offsets the VCO noise dominates the PLL phase noise. Hence an improvement in
the Q-factor of the LC tank demonstrates an overall reduction of the PLL phase noise.
Simulation results of Q-factors are obtained for several inductors designed with outer
diameters varying from 150 – 300 μm, line widths varying from 10 μm to 24 μm, inter-winding
space of 1- 3 μm for an inductance value of 1.8 nH and the highest quality factor possible. The
quality factor was studied as a function of the inductance and outer dimension to arrive at design
guidelines for realizing close to optimum planar inductors. The resulting quality factor values are
applied in context of the VCO and the overall PLL structure for studying their phase noise
behavior.
A typical spiral inductor is illustrated in Fig. 5.14 with geometric parameters shown. Qfactor simulation results for different geometric parameters are shown in Fig. 5.15 with
ascending Q-factors. Each index number on x-axis corresponds to a (dout, W, S, N) combination,
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Figure 5.14: Square spiral with typical geometric parameters.
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where dout represents the length of outer diameter, W is the line widths, S is the inter-winding
space and N represents the number of turns for the spiral inductor. Figure 5.16 shows the phase
noise simulation results for the proposed PLL based on different Q-factors. An maximal Q-factor
results in the optimal phase noise performance for the PLL.
5.4

Summary

This chapter addresses the effects of variations in the loop parameters on timing jitter and
phase noise in a PLL. LC VCOs demonstrate good phase noise immunity at the cost of greater
real estate and increased power consumption. Both jitter and phase noise exhibit a decrease with
an increase in the charge pump current and the loop filter resistor. Though, the resulting increase
in bandwidth corroborates the act of suppressing VCO noise it does little in reducing input
reference clock noise. Furthermore, increased values of I CH and R command heightened levels
of power consumption; a formidable challenge in the power versus performance paradigm. It can
be further emphasized, that suitable values of the damping factor need to be selected to achieve
faster locking, hence faster PLLs. An experimental study of the phase noise and timing jitter
carried out by adjusting the loop parameters of the proposed PLL structure will then yield an
optimum operating point for best noise performance. Q-factor of the inductor in the VCO also
affects the PLL phase noise performance. By carefully choosing the geometric parameters of the
spiral inductor, and maximal Q-factor can be achieved which results in the optimal phase noise
performance of the PLL.
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Figure 5.16: PLL phase noise simulation results for different Q-factors of the spiral inductor used
in LC-VCO.
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CHAPTER 6
SUMMARY AND SCOPE FOR FUTURE WORK
In this work, the noise and jitter issues in submicron CMOS phase-locked loop circuits
have been studied from different aspects. A summary is given as follows.
6.1

Hot Carrier Effects on Phase Noise and Jitter in VCO

The degradation model of jitter and phase noise in CMOS ring oscillator based VCO due
to hot carrier stress is developed. The VCO performance degradation includes decrease in the
operation frequency, decrease in the tuning range and increase in jitter and phase noise.
Simulation results show that there is a several dB increase in phase noise after hot carrier stress.
The phase noise models developed in the present work is very useful in phase noise analysis for
CMOS based OFDM systems based on hot carrier effects.
Furthermore, different CMOS VCOs with the oscillation mode and hot carrier stress
mode are designed in 0.5 μm n-well CMOS process. The comparison of tuning characteristic and
jitter performance before and after the hot carrier stress was performed. The experimental results
verify the degradation in oscillation frequency and jitter performance of VCO. After four hours
hot carrier stress, the oscillation frequency decreased by about 5 MHz and the RMS jitter
increased by about 40 ps. Since VCO is an essential building block of PLL, the results of the
work would be very useful in design of robust submicron CMOS PLL circuits.
6.2

Hot Carrier Effects on Phase Noise and Jitter in PLL

An attempt has been made to develop phase noise and jitter predication method for a
second order PLL. Then hot carrier induced degradation on single-ended current starved VCO
gain is studied. Analytical results of hot carrier induced effects on tracking performance, phase
noise and jitter in PLL circuit designed in 0.25 um N-well CMOS process are presented.
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The analytical models which take into consideration hot carrier effects have shown that
after a four hours stress, the gain of a current-starved VCO degrades from 1575 MHz/V to 940
MHz/V, which is about a 40% decrease in gain at an oscillation frequency of 800 MHz. In the
following, the loop dynamics, phase noise and output clock jitter of a second order PLL are
studied using s-domain analysis for a feedback control system. The degradation on PLL loop
parameters and noise properties are analyzed for a second order PLL with a center frequency of
800 MHz, loop bandwidth of 16 MHz. The loop parameters, i.e., the loop bandwidth and
damping factor decrease by about 23% after stress, which in turn decrease the loop bandwidth
and increase the tracking time, respectively. The degradation causes a noticeable increase in
phase noise at a lower offset frequency, 1 dB increase at 8 MHz offset, and a left-shifting peak of
phase noise power spectral density.
Hot carrier induced degradation on VCO gain also influences the jitter properties of PLL.
The most significant degradation occurs when the measurement interval is around 35 clock
cycles, which gives about 17% increase in total output RMS jitter.
6.3

Experimental Study of Phase Noise in PLL

It is shown that the building blocks of a PLL contribute to its overall output noise which
can be predicted by the graphical treatment of each noise source. The important noise sources are
input reference clock, VCO and the frequency divider. Different PLLs with different VCOs have
been designed fabricated in 0.5 μm CMOS technology. For the PLL with differential VCO, the
measured output phase noise has a peak near the predicted loop bandwidth of 267 kHz. It follows
the predicted noise behavior though the peak is narrower than the predicted curve. On the other
hand, for the PLL with single-ended VCO which has larger bandwidth, there is no peak observed
in phase noise curves. The measured phase noise data flatten out at the predicted peak position,
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i.e. 462 kHz; however, the measured behavior follows the predicted PLL noise performance. The
higher bandwidth of PLL with single-ended VCO suppresses the VCO noise.
The measurement result of PLL phase noise matches the predicted phase noise value.
Therefore, the graphical treatment method is verified to be a useful tool to predict the PLL phase
noise on the circuit design phase.
6.4

Phase Noise and Jitter Analysis of an Adaptive Bandwidth LC-VCO Based PLL

A 3 GHz adaptive bandwidth PLL with an LC-VCO is designed in a 0.25-μm N-well
CMOS process. Adjustable charge pump and loop filter components are designed with the
adaptive bandwidth feature in mind. Noise analysis on this PLL addresses the effects of
variations in the loop parameters on timing jitter and phase noise in a PLL. LC VCOs
demonstrate good phase noise immunity at the cost of greater real estate and increased power
consumption. Both jitter and phase noise exhibit a decrease with an increase in the charge pump
current and the loop filter resistor. Though, the resulting increase in bandwidth corroborates the
act of suppressing VCO noise it does little in reducing input reference clock noise. Furthermore,
increased values of I CH and R command heightened levels of power consumption; a formidable
challenge in the power versus performance paradigm. It can be further emphasized, that suitable
values of the damping factor need to be selected to achieve faster locking, hence faster PLLs.
An experimental study of the phase noise and timing jitter is carried out by adjusting the
loop parameters of the proposed PLL structure which will then yield an optimum operating point
for best noise performance.
Moreover the quality factor Q of the inductor in the LC VCO is an important factor for
the VCO phase noise performance. Geometric parameters of on-chip spiral inductor affect the Qfactor. Simulation results show that a higher Q-factor is desired for better PLL phase noise
performance.
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6.5

Scope for the Future Work

Noise analysis on hot carrier effects can be extended to higher order PLL and PLL with
LC-VCO structure. Hot-hole analysis and the negative bias temperature instability (NBTI) in PMOSFETs can also be applied to complete this noise study on small dimension devices. Low
voltage CMOS design strategies can be applied to reduce the stress voltage on drain and gate of
MOSFETs, which may reduce the generation of hot carriers. Therefore, the hot carrier induced
device degradation can be minimized. For short channel MOS devices, there are other effects
besides the hot carrier effect which may also affect the VCO and PLL performance. For
example, the radiation effect and the temperature dependence on device parameters are also
reasons that cause device degradation. Studies on these effects may also be very useful in
submicron/deep submicron PLL circuit design.
The phase noise prediction method can be more accurate if all the noise sources in PLL
are considered including phase frequency detector noise and charge pump noise. Moreover, the
noise analysis on a higher order (third order) PLL model will further improve the accuracy of
prediction. In this work, phase noise and jitter of PLL system are modeled by a linear noise
model. Nonlinear noise model for PLL phase noise and jitter analysis should be developed in
future work for improved PLL design. Experimental study on the adaptive bandwidth PLL can
be useful in PLL design achieving phase noise and jitter optimization and is suggested for the
future work. The phase noise and jitter model developed can be also used in communication
system noise analysis.
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APPENDIX A
MOSIS SPICE MOS MODEL PARAMETERS FOR STANDARD N-WELL
CMOS TECHNOLOGY
The following SPICE MOS Model parameters used in simulation have been obtained
from the website: www.mosis.org. Both 0.5 μm and 0.25 μm N-well CMOS process parameters
are used in SPICE simulations.
RUN: T66H
TECHNOLOGY: SCN05

VENDOR: AMIS
FEATURE SIZE: 0.5 microns

.MODEL CMOSN NMOS (
+VERSION = 3.1
TNOM = 27
+XJ = 1.5E-7
NCH = 1.7E17
+K1 = 0.8738536
K2 = -0.0897544
+K3B = -8.2202383
W0 = 1.07093E-8
+DVT0W = 0
DVT1W = 0
+DVT0 = 2.7227001
DVT1 = 0.4670998
+U0 = 461.6553119
UA = 1E-13
+UC = 6.856484E-12
VSAT = 1.754942E5
+AGS = 0.1342215
B0 = 2.432492E-6
+KETA = -4.895559E-3
A1 = 1.408389E-6
+RDSW = 1.416242E3
PRWG = 0.0258829
+WR = 1
WINT = 2.303158E-7
+XL = 1E-7
XW = 0
+DWB = 2.445322E-8
VOFF = -0.0249483
+CIT = 0
CDSC = 2.4E-4
+CDSCB = 0
ETA0 = 1.964245E-3
+DSUB = 0.0658933
PCLM = 2.6210459
+PDIBLC2 = 2.645412E-3 PDIBLCB = -1.346078E-4
+PSCBE1 = 6.61584E8
PSCBE2 = 2.949145E-4
+DELTA = 0.01
RSH = 81.5
+PRT = 0
UTE = -1.5
+KT1L = 0
KT2 = 0.022
+UB1 = -7.61E-18
UC1 = -5.6E-11
+WL = 0
WLN = 1
+WWN = 1
WWL = 0
+LLN = 1
LW = 0
+LWL = 0
CAPMOD = 2
+CGDO = 2.09E-10
CGSO = 2.09E-10
+CJ = 4.284376E-4
PB = 0.9184348
+CJSW = 3.091424E-10
PBSW = 0.8
+CJSWG = 1.64E-10
PBSWG = 0.8
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LEVEL = 8
TOX = 1.42E-8
VTH0 = 0.6560917
K3 = 21.9401867
NLX = 1E-9
DVT2W = 0
DVT2 = -0.1723153
UB = 1.885415E-18
A0 = 0.6562813
B1 = 5E-6
A2 = 0.3288324
PRWB = 9.26143E-3
LINT = 7.539811E-8
DWG = -9.083581E-9
NFACTOR = 0.8038617
CDSCD = 0
ETAB = -2.023215E-4
PDIBLC1 = 0.7368181
DROUT = 0.9458376
PVAG = 0
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL = 0
LWN = 1
XPART = 0.5
CGBO = 1E-9
MJ = 0.4389925
MJSW = 0.2075303
MJSWG = 0.2075303

+CF = 0
+PK2 = -0.0258839

PVTH0 = 0.0584953
WKETA = -0.0190782

PRDSW = 105.8848326
LKETA = 3.015064E-3

.MODEL CMOSP PMOS (
+VERSION = 3.1
+XJ = 1.5E-7
+K1 = 0.5317022
+K3B = -0.6416794
+DVT0W = 0
+DVT0 = 1.9392328
+U0 = 228.5251718
+UC = -5.4908E-11
+AGS = 0.1525682
+KETA = -1.92493E-3
+RDSW = 3E3
+WR = 1
+XL = 1E-7
+DWB = 1.921818E-8
+CIT = 0
+CDSCB = 0
+DSUB = 1
+PDIBLC2 = 3.093135E-3
+PSCBE1 = 5.292003E9
+DELTA = 0.01
+PRT = 0
+KT1L = 0
+UB1 = -7.61E-18
+WL = 0
+WWN = 1
+LLN = 1
+LWL = 0
+CGDO = 2.74E-10
+CJ = 7.259994E-4
+CJSW = 2.585738E-10
+CJSWG = 6.4E-11
+CF = 0
+PK2 = 3.73981E-3

TNOM = 27
NCH = 1.7E17
K2 = 0.0124917
W0 = 1.284945E-8
DVT1W = 0
DVT1 = 0.4759313
UA = 3.371715E-9
VSAT = 1.511601E5
B0 = 1.020429E-6
A1 = 3.694952E-4
PRWG = -0.0411377
WINT = 2.951834E-7
XW = 0
VOFF = -0.0776546
CDSC = 2.4E-4
ETA0 = 0.5617555
PCLM = 2.0722197
PDIBLCB = -0.0547993
PSCBE2 = 5E-10
RSH = 110.7
UTE = -1.5
KT2 = 0.022
UC1 = -5.6E-11
WLN = 1
WWL = 0
LW = 0
CAPMOD = 2
CGSO = 2.74E-10
PB = 0.9644989
PBSW = 0.99
PBSWG = 0.99
PVTH0 = 5.98016E-3
WKETA = 5.433522E-3

LEVEL = 8
TOX = 1.42E-8
VTH0 = -0.9528605
K3 = 6.3482082
NLX = 2.886738E-8
DVT2W = 0
DVT2 = -0.1149682
UB = 1.163631E-21
A0 = 0.885904
B1 = 5E-6
A2 = 0.3198543
PRWB = -0.02081
LINT = 1.038473E-7
DWG = -2.531739E-8
NFACTOR = 0.8439721
CDSCD = 0
ETAB = -0.0589814
PDIBLC1 = 0.0237211
DROUT = 0.1579219
PVAG = 8.717958E-3
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL = 0
LWN = 1
XPART = 0.5
CGBO = 1E-9
MJ = 0.4989143
MJSW = 0.3873857
MJSWG = 0.3873857
PRDSW = 14.8598424
LKETA = -2.371979E-3 )

)

RUN: T65V (MM_NON-EPI_THK-MTL)
TECHNOLOGY: SCN025

VENDOR: TSMC
FEATURE SIZE: 0.25 microns

.MODEL CMOSN NMOS (
+VERSION = 3.1
TNOM = 27
+XJ = 1E-7
NCH = 2.3549E17
+K1 = 0.4678673
K2 = 2.094882E-3
+K3B = 2.8635543
W0 = 1E-7
+DVT0W = 0
DVT1W = 0

LEVEL = 8
TOX = 5.7E-9
VTH0 = 0.3790539
K3 = 1E-3
NLX = 1.952698E-7
DVT2W = 0
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+DVT0 = 0.4891847
+U0 = 305.4959128
+UC = 4.296097E-11
+AGS = 0.3280687
+KETA = -1.129018E-3
+RDSW = 200
+WR = 1
+XL = 0
+DWB = 2.088413E-9
+CIT = 0
+CDSCB = 0
+DSUB = 0.0453069
+PDIBLC2 = 2.413581E-3
+PSCBE1 = 8E10
+DELTA = 0.01
+PRT = 0
+KT1L = 0
+UB1 = -7.61E-18
+WL = 0
+WWN = 1
+LLN = 1
+LWL = 0
+CGDO = 4.16E-10
+CJ = 1.740557E-3
+CJSW = 4.180326E-10
+CJSWG = 3.29E-10
+CF = 0
+PK2 = 4.057598E-3
.MODEL CMOSP PMOS (
+VERSION = 3.1
+XJ = 1E-7
+K1 = 0.615586
+K3B = 10.126439
+DVT0W = 0
+DVT0 = 2.6099192
+U0 = 100
+UC = -1E-10
+AGS = 0.1473504
+KETA = 8.213399E-3
+RDSW = 1.048851E3
+WR = 1
+XL = 0
+DWB = 6.772034E-11
+CIT = 0
+CDSCB = 0
+DSUB = 1.0277572

DVT1 = 0.5915719
UA = -1.245181E-9
VSAT = 1.326081E5
B0 = -1.620759E-8
A1 = 1.358712E-4
PRWG = 0.3631279
WINT = 0
XW = -4E-8
VOFF = -0.0992525
CDSC = 2.4E-4
ETA0 = 6.307375E-3
PCLM = 1.585851
PDIBLCB = -0.0251233
PSCBE2 = 5.882417E-10
RSH = 3.9
UTE = -1.5
KT2 = 0.022
UC1 = -5.6E-11
WLN = 1
WWL = 0
LW = 0
CAPMOD = 2
CGSO = 4.16E-10
PB = 0.99
PBSW = 0.8994981
PBSWG = 0.8994981
PVTH0 = -8.458495E-3
WKETA = 5.254243E-5

DVT2 = -0.5
UB = 2.524523E-18
A0 = 1.6595933
B1 = -1E-7
A2 = 0.5058927
PRWB = -0.0636973
LINT = 0
DWG = -2.075568E-8
NFACTOR = 1.3986948
CDSCD = 0
ETAB = 2.812558E-4
PDIBLC1 = 0.9927926
DROUT = 0.9993683
PVAG = 1.009375E-7
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL = 0
LWN = 1
XPART = 0.5
CGBO = 7E-10
MJ = 0.4621235
MJSW = 0.2677227
MJSWG = 0.2677227
PRDSW = -10
LKETA = -8.084685E-3 )

TNOM = 27
NCH = 4.1589E17
K2 = 1.740055E-3
W0 = 1E-6
DVT1W = 0
DVT1 = 0.7749922
UA = 9.628749E-10
VSAT = 1.832587E5
B0 = 4.332305E-7
A1 = 0.0251405
PRWG = 0.206411
WINT = 0
XW = -4E-8
VOFF = -0.118657
CDSC = 2.4E-4
ETA0 = 0.2473215
PCLM = 1.2659136

LEVEL = 8
TOX = 5.7E-9
VTH0 = -0.5224091
K3 = 0
NLX = 7.427938E-9
DVT2W = 0
DVT2 = -0.1505238
UB = 1E-21
A0 = 1.0636713
B1 = 2.456784E-6
A2 = 0.3
PRWB = -0.1916693
LINT = 2.731764E-8
DWG = -4.035405E-8
NFACTOR = 1.0750885
CDSCD = 0
ETAB = -0.0574668
PDIBLC1 = 7.65712E-3
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+PDIBLC2 = -1E-5
+PSCBE1 = 6.942941E10
+DELTA = 0.01
+PRT = 0
+KT1L = 0
+UB1 = -7.61E-18
+WL = 0
+WWN = 1
+LLN = 1
+LWL = 0
+CGDO = 4.99E-10
+CJ = 1.840957E-3
+CJSW = 3.603168E-10
+CJSWG = 2.5E-10
+CF = 0
+PK2 = 3.138577E-3

PDIBLCB = -1E-3
PSCBE2 = 5E-10
RSH = 3
UTE = -1.5
KT2 = 0.022
UC1 = -5.6E-11
WLN = 1
WWL = 0
LW = 0
CAPMOD = 2
CGSO = 4.99E-10
PB = 0.9809513
PBSW = 0.99
PBSWG = 0.99
PVTH0 = 5.46428E-3
WKETA = 0.0321052
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DROUT = 0.1043079
PVAG = 2.330338E-3
MOBMOD = 1
KT1 = -0.11
UA1 = 4.31E-9
AT = 3.3E4
WW = 0
LL = 0
LWN = 1
XPART = 0.5
CGBO = 7E-10
MJ = 0.4692719
MJSW = 0.3266334
MJSWG = 0.3266334
PRDSW = 1.8819543
LKETA = -6.626532E-3 )

APPENDIX B
DERIVATIONS OF JITTER AND PHASE NOISE MODEL IN RING
OSCILLATORS AND PLL PHASE NOISE PREDICTION
Jitter and phase noise model for ring oscillators based on impulse sensitivity function
(ISF) [15] has been used in Chapter 2 to study the hot carrier induced VCO degradation.
Moreover, the phase noise and jitter prediction method [18] for PLL is discussed in Chapter 3.
The derivations of the models are shown as follows.
B.1

Impulse Sensitivity Function (ISF)

The output of a practical oscillator can be written as
Vout (t ) = A(t ) f [ω 0 t + φ (t )]

(B.1)

where the function f is periodic in 2π and φ (t ) . A(t ) models fluctuations in phase and
amplitude due to internal and external noise sources. Consider the single-ended ring oscillator
with a single current source on one of the node as shown in Fig. B.1.
Suppose that the current source consists of an impulse of current with area Δq (in
coulombs) occurring at time t = t 0 . This causes an instantaneous change in the voltage of this
node, given by
ΔV =

Δq
C node

(B.2)

where Cnode is the effective capacitance on that node. This produces a shift in phase. For small
ΔV , the change in the phase φ (t ) is proportional to the injected charge given by
Δφ = Γ(ω 0 t )

ΔV
Δq
= Γ(ω 0 t )
Vswing
q max

(B.3)

where Vswing is the voltage swing across the node and q max = C nodeVswing .
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Figure B.1: Five-stage single-ended ring oscillator with current impulse injection.
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The dimensionless function Γ(ω0t ) is the time-varying proportionality constant and is
called the impulse sensitivity function (ISF). Based on experimental study on ISF for ring
oscillators in [15], the ISF can be approximated as triangular in shape and with symmetric rising
and falling edges, as shown in Fig. B.2. The waveform f (x) is the normalized periodic function
'
'
in Eq. (B.1). The ISF has a maximum of 1 / f max
, where 1 / f max
is the maximum slope of f (x) .

'
Also, the width of the triangles is approximately 2 / f max
, and hence the slopes of the sides of the

triangles are ± 1 . The relationship between f ( x) and Γ( x) reveals the property that the
maximum phase shift occurs when the impulse is injected during transition, and zero phase shift
produced by an impulse injected at the peak, which has also been discussed in Chapter 2.
Therefore, the averaged ISF, Γrms can be estimated as
Γ

2
rms

1
=
2π

2π

4
∫0 Γ ( x)dx = 2π
2

1/ f '

2
∫0 x dx = 3π
2

⎛ 1 ⎞
⎜ ' ⎟
⎜f ⎟
⎝ max ⎠

3

(B.4)

On the other hand, stage delay is proportional to the rise time
tD =

η

(B.5)

'
f max

where t D is the normalized stage delay and η is a proportionality constant. Consider a N stage
ring oscillator, the total normalized delay is 2π . Therefore,
2π = 2 Nt D =

2 Nη
'
f max

(B.6)

From Eqs. (B.4) and (B.6), the following approximate expression for Γrms is obtained:
Γrms =

2π 2 1
3η 3 N 1.5

(B.7)

The proportionality constant η is taken to be 0.75 in this work [14].
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Figure B.2: Approximate waveform and ISF for ring oscillator.
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B.2

Phase Noise Model for Ring Oscillator Based on ISF

The unit impulse response of the system is defined as the amount of phase shift per unit
current impulse [14]. Based on the foregoing argument, we obtain the following time dependent
impulse response for system shown in Fig. B.1:
hφ (t ,τ ) =

Γ(ω 0τ )
u (t − τ )
q max

(B.8)

where u (t − τ ) is a unit step. Knowing the response to an impulse, φ (t ) can be calculated in
response to any injected current using superposition integral
∞

φ (t ) = ∫ hφ (t ,τ )i (τ )dτ =
−∞

Γ(ω 0 t )
i (τ )dτ
q max
−∞
t

∫

(B.9)

where i (t ) represents the noise current injected into the node of interest. Since the ISF is
periodic, it can be expanded in a Fourier series
Γ(ω 0 t ) =

c0 ∞
+ ∑ c n cos(nω 0τ + θ n )
2 n =1

(B.10)

where the coefficients cn are real-valued coefficients, and θ n is the phase of the nth harmonic,
which is not important for random input noise and is thus neglected. From Eqs. (B.9) and (B.10),
we obtain

φ (t ) =

1 ⎡ c0
⎢
q max ⎣ 2

t
∞
⎤
+
i
(
τ
)
d
τ
c
∑
n ∫ i (τ ) cos(nω 0τ ) dτ ⎥
∫−∞
n =1
−ω
⎦
t

(B.11)

Now suppose that a sinusoidal perturbation current i (t ) is injected into the node of
interest at a frequency of nω 0 + Δω . We have i (t ) = I n cos[(nω 0 + Δω )t ] , where n can changes
from 0 to ∞ . Suppose ω0 is relatively high, therefore φ (t ) is given by
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φ (t ) =
=

1 ⎡ c0
⎢
q max ⎣ 2

t
∞
⎤
ω
+
Δ
ω
τ
τ
+
cos[(
)
]
I
n
d
c
∑
n ∫ I n cos[( nω 0 + Δω )τ ] cos( nω 0τ ) dτ ⎥
0
∫−∞ n
n =1
−∞
⎦
t

1 ⎡ c0 I n sin[( nω 0 + Δω )t ] ∞ c n I n
+∑
⎢
q max ⎣
2( nω 0 + Δω )
2
n =1

t

∫ {cos[(2nω

−∞

0

⎤
+ Δω )τ ] + cos(Δωτ )}dτ ⎥
⎦

1 ⎡ c0 I n sin[(nω 0 + Δω )t ] ∞ c n I n sin[(nω 0 + Δω )t ] c n I n sin( Δωt )] ⎤
+∑
+
⎢
⎥
q max ⎣
2(nω 0 + Δω )
2(nω 0 + Δω )
2Δω
n =1
⎦
I c sin( Δωt )
≈ n n
2q max Δω
=

(B.12)

Therefore, an injected current at nω 0 + Δω results in a pair of equal sidebands at ω 0 ± Δω with
a sideband power relative to the carrier given by
⎛ I n2 c n2
L(Δω ) = 10 log⎜⎜ 2
2
⎝ 8q max Δω

⎞
⎟
⎟
⎠

(B.13)

To carry out a quantitative analysis of the phase noise sideband power, now consider an
input noise current with a white power spectral density in2 / Δf . Note that I n in (B.13) represents
the peak amplitude, hence, I n2 / 2 = in2 / Δf for Δf = 1Hz . Based on Eq. (B.13), the total single
sideband phase noise spectral density in dB below the carrier per unit bandwidth due to the
source on one node at an offset frequency of Δω is given by
⎛ in2 ∞ 2
⎜
cn
⎜ Δf ∑
n=0
L(Δω ) = 10 log⎜ 2
2
⎜ 4q max Δω
⎜
⎝

⎞
⎟
⎟
⎟
⎟
⎟
⎠

(B.14)

Now, according to Parseval’s relation we have
∞

∑ cn2 =
n =0

1

π

2π

∫ Γ( x)

2

2
dx = 2Γrms

(B.15)

0

As a result
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⎛ Γ 2 i 2 / Δf
L(Δω ) = 10 log⎜ 2rms ⋅ n 2
⎜ q max 2Δω
⎝

⎞
⎟
⎟
⎠

(B.16)

This equation represents the phase noise spectrum of an arbitrary oscillator in 1 / f

2

region of the

phase noise spectrum. From Eqs. (B.7) and (B.16), and knowing the current noise spectrum,
in2 / Δf , the output phase noise of a ring oscillator can be calculated.
B.3

Jitter Model for Ring Oscillator Based on ISF

Normally, the standard deviation of the jitter after ΔT seconds is given as

σ ΔT = κ ΔT

(B.17)

where κ is a proportionality constant determined by circuit parameters. In many applications,
phase jitter, which is defined as

σ Δφ =

2π
σ ΔT = ω 0σ ΔT
T

(B.18)

is a more useful measure. The calculation of phase jitter can be given as follows based on Eq.
(B.9). Note,
Δφ =

ΔT

Γ(ω 0τ )
i (τ )dτ
q
max
0

∫

(B.19)

Then we have

{

σ Δ2φ = E {Δφ 2 } = E [φ (t + ΔT ) − φ (t )]2
=

1
2
q max

}

ΔT ΔT

∫

∫ Γ(ω 0τ 1 )Γ(ω0τ 2 ) ⋅ E[i(τ 1 )i(τ 2 )]dτ 1dτ 2

(B.20)

0 0

Note that for a white noise current source, the auto-correlation function is
R (t1 , t 2 ) = (1 / 2)(in2 / Δf )δ (t1 − t 2 ) , therefore,

σ Δ2φ =

in2 / Δf
2
2q max

ΔT

2
∫ Γ (ω 0τ )dτ =
0

in2 / Δf
2
⋅ Γrms
ΔT
2
2q max

(B.21)
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Now we have

σ ΔT =

κ=

1

ω0

σ Δφ =

Γrms
q max ω 0

Γrms
q max ω 0

1 in2
⋅
⋅ ΔT
2 Δf

(B.22)

1 in2
⋅
2 Δf

(B.23)

From Eqs. (B.7) and (B.23), and knowing the current noise spectrum, in2 / Δf , the output rms
jitter of a ring oscillator can be calculated.
B.4

Phase Noise Prediction for PLL

There are two dominant sources of the noise which affect the phase noise of the output,
VCO phase noise and the input reference phase noise. Assuming that the VCO phase noise is not
correlated with the phase noise of the input, the phase noise power spectrum at the output can be
calculated using superposition. The output phase noise due to each source can be evaluated
independently and the total phase noise is the sum of them. This method of PLL phase noise
prediction is also called the graphical treatment.
Assuming a noiseless input and a noisy VCO dominated by its 1 / f

2

noise, the

equivalent phase domain model of PLL is shown in Fig. B.3. In the equivalent noise model of a
VCO, n0 ( s ) is the input noise source. The effect of VCO phase noise can be calculated using the
transfer function from n0 ( s ) to Φ out (s) with zero input phase:
⎛ Φ out ( s )
⎞K
K P F ( s ) + n0 ( s ) ⎟ V = Φ out ( s ) ;
⎜−
N
⎠ s
⎝
K
⎛ K P F (s) KV ⎞
⎜1 +
⎟Φ out ( s ) = V n0 ( s ) ;
Ns
s
⎝
⎠
Φ out ( s )
1
;
=
n0 ( s )
s / K V + K P F (s) / N
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Figure B.3: Equivalent phase domain model of PLL with VCO noise source.

120

where KV is in (rad/s/V). As shown in Eq. (1.6), K P ⋅ F ( s ) =

I CH sτ + 1
⋅
, therefore
s
2πC1

Φ out ( s )
2πC1 N
1
s
=
=
⋅
I
s
sτ + 1
n0 ( s )
I CH
⎛K I ⎞
+ CH
s 2 / ⎜⎜ V CH ⎟⎟ + τs + 1
K V 2πC1 N s
⎝ 2πC1 N ⎠
If KV is in (Hz/V), the expression changes to
Φ out ( s ) 2πC1 N
=
⋅
n0 ( s )
I CH

s
⎛K I
s / ⎜⎜ V CH
⎝ C1 N
2

(B.24)

⎞
⎟⎟ + τs + 1
⎠

The power spectrum density of the output phase can be calculated by
2

S Φ out (ω ) = n0 ( jω )

=

2

2πC1 N
⋅
I CH

jω
⎛K I
− ω 2 / ⎜⎜ V CH
⎝ C1 N

⎞
⎟⎟ + jωτ + 1
⎠

N 0 4π 2 C12 N 2
ω2
⋅
⋅
2
2
I CH
⎡
2 ⎛ C1 N
⎢1 − ω ⋅ ⎜⎜
⎝ K V I CH
⎣

⎞⎤
⎟⎟⎥ + ω 2τ 2
⎠⎦

(B.25)

2

where N0/2 characterizes the power of the VCO input noise. As shown in Eq. (1.11), the loop
bandwidth, ω n = ( K V I CH ) /( NC1 ) , therefore,
S Φ out (ω ) =

N 0 4π 2 C12 N 2
ω2
⋅
⋅
2
2
2
I CH
⎡ ⎛ ω ⎞2 ⎤
⎢1 − ⎜⎜ ⎟⎟ ⎥ + ω 2τ 2
⎢⎣ ⎝ ω n ⎠ ⎥⎦

(B.26)

Now assuming a noiseless VCO, the response of the loop to the phase variations in the
input is evaluated. The input is usually generated by another oscillator, which will have its own
phase noise characteristics. Considering the phase noise of 1 / f

2

region only, the input phase

noise power spectrum can be given as S Φ in (ω ) = α / ω 2 , where α is a constant characterizing
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the phase noise of the input oscillator. The equivalent phase domain PLL model for noisy input
case is same as its transfer function model which is given in Eq. 1.8. Therefore, for the noisy
input and noiseless VCO the output noise power spectrum can be given by
2

2

S Φ out (ω ) = S Φ in (ω ) ⋅ H ( jω ) =

=

α
⋅
ω2 ⎡

α
ω2

1 + jωτ
⎛K I
1 + jωτ − ω 2 / ⎜⎜ V CH
⎝ NC1

⎞
⎟⎟
⎠

(B.27)

ω 2τ 2 + 1

⎛ C1 N
⎢1 − ω ⋅ ⎜⎜
⎝ K V I CH
⎣
2

2

⎞⎤
⎟⎟⎥ + ω 2τ 2
⎠⎦

Or if including the loop bandwidth,
S Φ out (ω ) =

B.5

α
⋅
ω2 ⎡

ω 2τ 2 + 1

⎛ω ⎞
⎢1 − ⎜⎜ ⎟⎟
⎢⎣ ⎝ ω n ⎠

2

(B.28)

2

⎤
⎥ + ω 2τ 2
⎥⎦

Discussion on PLL Phase Noise Based on Graphical Treatment

Superposition method is used on noise spectrum due to input noise, VCO noise and the
divider noise to achieve the total PLL output phase noise. Simulation results are shown for
different applications.
There are several important factors which affect the PLL output phase noise. Simulation
results for different input noise, VCO noise, loop bandwidth and loop filter time constant are
shown in Figs. B.4 to B.6, assuming the oscillation frequency is 100 MHz and the divider ratio is
8 for all the cases.
Figures B.4 (a) and (b) demonstrate the total phase noise when input noise is dominant
and when the VCO noise is dominant. For the input reference noise dominant case, the total
phase noise approximately equal to the input noise plus 20log(N) at lower offset frequency. For
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the VCO noise dominant case, the total phase noise has a peak occurring at the loop bandwidth
frequency. Figure B.5 shows the total phase noise for different loop bandwidth. The peak
position of the phase noise curve follows the loop bandwidth frequency. Moreover, phase noise
curve with a lower loop bandwidth has a narrower peak. For higher loop bandwidth the curve is
kind of flatten out with a wider shape. Figure B.6 shows total phase noise with different loop
filter time constant, τ = RC1 . A higher time constant gives a more flatten shape of phase noise
curve.
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(a)

(b)
Figure B.4: Simulation results of PLL phase noise for (a) input noise dominant, (b) VCO noise
dominant.
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Figure B.5: Simulation results of PLL phase noise for different loop bandwidth.

Figure B.6: Simulation results of PLL phase noise for different loop filter time constant.
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